My Work and My Life
by Prof. Leonard KleinrockDepartment of Computer Science University of California, Los Angeles McDonnell Douglas Auditorium Distinguished Lecture, November 19, 2008 Abstract
12 events found.
Events
-
-
-
Geppeto*: Consumer’s Approach to Programming
Prof. Sinisa Srbljic, School of Electrical Engineering and Computing, University of Zagreb, CroatiaNovember 4, 2008 Abstract
-
-
Improving Packet Latencies of Live Streams in Wired Networks
by Arijit Ghosh, University of California, IrvineJuly 9, 2008
-
xTune: A Formal Methodology for Cross-layer Tuning of Mobile Real-time Embedded Systems
by Minyoung Kim, University of California, Irvine July 8, 2008
-
-
A Runtime System for Memory-Constrained Distributed Embedded Systems
by Jiwon Hahn, University of California, Irvine June 16, 2008
-
CECS DAC Open House
The 45th Design Automation Conference (DAC) is being held in Anaheim, CA on June 8-13, 2008. CECS cordially invites DAC attendees to an Open House on Friday afternoon, June 13, 2008 from 2:00PM to 4:00PM in our CECS office on the 2rd floor of the Anteater Instruction & Research Building (AIRB). We are planning a […]
-
SystemCoDesigner: Automatic Design Space Exploration and Rapid Prototyping from Behavioral Models
Prof. Christian Haubelt, University of Erlangen-Nuremberg, GermanyEngineering Tower (ET) 331, University of California, Irvine, University of California, Irvine
June 13, 2008 -
Source Re-coding to Create Parallel and Flexible MPSoC Models for Embedded System Design and Exploration
by Pramod Chandraiah, University of California, IrvineJune 4, 2008
-
-
COMMSYN: On-Chip Communication Architecture Synthesis for Multi-Processor Systems-on-Chip
by Sudeep Pasricha, University of California, IrvineMay 12, 2008
-
NISC: No-Instruction-Set-Computer
Release Date: May 2008 (NISC Toolset 2008.05)NISC Demo: https://www.cecs.uci.edu/~nisc/ No-Instruction-Set-Computer (NISC) Technology is the next generation of tools for Design Synthesis. With NISC Technology, you can simultaneously gain higher productivity and better quality of results. Other techniques only offer one of these benefits. Two popular approaches for designing digital systems: Low-level design at Register Transfer Level (RTL). […]
-
-
Hardware-Accelerated Formal Verification
by Prof. Masahiro FujitaVLSI Design and Education Center University of Tokyo, Tokyo, Japan McDonnell Douglas Auditorium, University of California, Irvine Distinguished Lecture, April 29, 2008 Abstract
-
-
ESE: Embedded System Environment
Release Date: March 28, 2008Web Site: https://www.cecs.uci.edu/~ese/ ESE is a toolset for modeling, synthesis and validation of multi-processor embedded system designs. It builds on over 15 years of research in system level design at CECS under Prof. Daniel Gajski. It consists of two parts: ESE Front End and ESE Back End. ESE Front End provides automatic generation of SystemC transaction […]