P. Chandraiah, R. Doemer: “Code and Data Structure Partitioning for Parallel and Flexible MPSoC Specification Using Designer-Controlled Recoding,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 6, pp. 1078-1090,...
Jung-Yup Kang, Sandeep Gupta, and Jean-Luc Gaudiot, “An Efficient Data-Distribution Mechanism in a PIM (Processor-In-Memory) Architecture Applied to Motion Estimation,” IEEE Transactions on Computers, Vol. 57, No. 3, March 2008. P. Biswas , and N....
P. Heydari , “Analysis of the PLL Jitter Due to Power/Ground and Substrate Noise,” To appear in IEEE Trans. on Circuits and Systems I , 2004. download pdf P. Heydari, S. Abbaspour, and M. Pedram, “Interconnect Energy Dissipation in High-Speed ULSI...
J. Suzuki and T. Suda, “A Middleware Platform for a Biologically-inspired Newtork Architecture Supporting Autonomous and Adaptive Applications,” IEEE Journal on Selected Areas in Communications, Special issue on Intelligent Services and Applications in...
Samar Abdi, Yonghyun Hwang, Lochi Yu, Gunar Schirner, and Daniel Gajski, “Automatic TLM Generation for Early Validation of Multicore Systems,” pp 10-19, Vol. 28, No. 3, May-June 2011. view article Weiwei Chen, Xu Han, and Rainer Doemer, “Multicore...
