Embedded System Design: Modeling, Synthesis, Verification Ch 6: High-level Synthesis October 19, 2012 Post navigation Previous Previous post: Embedded System Design: Modeling, Synthesis, Verification Ch 6: Specification and ArchitectureNext Next post: Embedded System Design: Modeling, Synthesis, Verification Ch 6: Chaining and Pipelining
