Embedded System Design: Modeling, Synthesis, Verification Ch 4: Transaction Level Model Generation October 18, 2012 Post navigation Previous Previous post: Embedded System Design: Modeling, Synthesis, Verification Ch 4: System Design Trends and Model Based SynthesisNext Next post: Embedded System Design: Modeling, Synthesis, Verification Ch 4: Application to Platform Mapping
