Ultra Low-Power VLSI through Co-Optimization of Architecture and Circuit-Level Design
Dr. Hiroshi Nakamura, University of Tokyo, JapanOctober 19, 2009
0 events found.
Latest Past Events
Power Efficient and Fault Tolerant Circuits and Systems Using Commodity FPGA
Prof. Lei He, Electrical Engineering Department, UCLAOctober 9. 2009
Algorithmic Code Optimization Using Conditional Expression Evaluation
by Mohammad Ali Ghodrat, University of California, IrvineSeptember 1, 2009