Journal Articles
IET Computers & Digital Techniques (IET-CDT)
Love Singhal, Elaheh Bozorgzadeh: Multi-layer floorplanning for reconfigurable designs. IET Computers & Digital Techniques (IET-CDT) 1(4):276-294 (2007)
The Computing Research Repository (CoRR)
Greg Stitt, Frank Vahid: A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms. CoRR abs/0710.4700: (2007)
Roman L. Lysecky, Frank Vahid: A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning. CoRR abs/0710.4705: (2007)
Frank Vahid: System Synthesis for Networks of Programmable Blocks. CoRR abs/0710.4798: (2007)
IEEE Computer
R. Iris Bahar, Dan W. Hammerstrom, Justin E. Harlow III, William H. Joyner Jr., Clifford Lau, Diana Marculescu, Alex Orailoglu, Massoud Pedram: Architectures for Silicon Nanoelectronics and Beyond. IEEE Computer 40(1): 25-33 (2007)
Kwei-Jay Lin: Building Web 2.0. IEEE Computer 40(5): 101-102 (2007)
Frank Vahid: It’s Time to Stop Calling Circuits “Hardware”. IEEE Computer 40(9): 106-108 (2007)
Algorithmica
Paolo D’Alberto, Alexandru Nicolau: R-Kleene: A High-Performance Divide-and-Conquer Algorithm for the All-Pair Shortest Path for Densely Connected Networks. Algorithmica 47(2): 203-213 (2007)
Advances in Multimedia (AMM)
Liang Cheng, Shivajit Mohapatra, Magda El Zarki, Nikil D. Dutt, Nalini Venkatasubramanian:Quality-Based Backlight Optimization for Video Playback on Handheld Devices. Adv. in MM (AMM) 2007 (2007)
Integration
Yiorgos Makris, Alex Orailoglu: On the identification of modular test requirements for low cost hierarchical test path construction. Integration 40(3): 315-325 (2007)
Algorithmica
P.D’Alberto and A. Nicolau, “R-Kleene: A High-Performance Divide-and-Conquer Algorithm for the All-Pair Shortest Path for Densely Connected Networks,” Algorithmica, 2006.
download pdf
The Journal of VLSI Signal Processing (VLSISP)
Soheil Ghiasi, Elaheh Bozorgzadeh, Karlene Nguyen, Majid Sarrafzadeh: Efficient Timing Budget Management for Accuracy Improvement in a Collaborative Object Tracking System. VLSI Signal Processing (VLSISP) 42(1):43-55 (2006)
IEEE Transactions on Very Large Scale Integration Systems (TVLSI)
Sudeep Pasricha, Nikil D. Dutt, Elaheh Bozorgzadeh, Mohamed Ben-Romdhane: FABSYN: Floorplan-aware bus architecture synthesis. IEEE Trans. VLSI Syst. (TVLSI) 14(3):241-253 (2006)
Arun Kejariwal, Sumit Gupta, Alexandru Nicolau, Nikil D. Dutt, Rajesh K. Gupta: Energy efficient watermarking on mobile devices using proxy-based partitioning. IEEE Trans. VLSI Syst. (TVLSI) 14(6):625-636 (2006)
Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, Laura Pozzi, Paolo Ienne: ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors. IEEE Trans. VLSI Syst. (TVLSI) 14(7):754-762 (2006)
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, Alexandru Nicolau: Retargetable pipeline hazard detection for partially bypassed processors. IEEE Trans. VLSI Syst. (TVLSI) 14(8):791-801 (2006)
Mohammad Ali Ghodrat, Tony Givargis, Alexandru Nicolau: Expression equivalence checking using interval analysis. IEEE Trans. VLSI Syst. 14(8): 830-842 (2006)
Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil D. Dutt: Integrating Physical Constraints in HW-SW Partitioning for Architectures With Partial Dynamic Reconfiguration. IEEE Trans. VLSI Syst. (TVLSI) 14(11):1189-1202 (2006)
IEEE Transactions on Software Engineering (TSE)
Brian Demsky, Martin C. Rinard: Goal-Directed Reasoning for Specification-Based Data Structure Repair. IEEE Trans. Software Eng. 32(12): 931-951 (2006)