Location: Messe Munich, Germany
Website: www.date-conference.com
R. Lysecky, and F. Vahid, “A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores Using Dynamic Hardware/ Software Partitioning,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 18-23, March 7-11 2005 download pdf
A. Ghosh and T. Givargis, “LORD: A Localized, Reactive and Distributed Protocol for Node Scheduling in Wireless Sensor Networks,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 190-195, March 7-11 2005 download pdf
S. Abdi and D. Gajski, “Functional Validation of System Level Static Scheduling,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 542-547, March 7-11 2005 download pdf
P. Mishra and N. Dutt, “Functional Coverage Driven Test Generation for Validation of Pipelined Processors,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 678-683, March 7-11 2005 download pdf
A. Nacul and T. Givargas, “Lightweight Multitasking Support for Embedded Systems Using the Phantom Serialized Compiler,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany pp 742-747, March 7-11 2005 download pdf
S. Zhao and D. Gajski, “Defining an Enhanced RTL Semantics,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 548-553,, March 7-11 2005 download pdf
M. Reshadi and N. Dutt, “Generic Pipelined Processor Modeling and Cycle-Accurate Simulation Generation,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 786-791, March 7-11 2005 download pdf
I. Issenin and N. Dutt, “FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 808-813, March 7-11 2005 download pdf
R. Mannion, H. Hsieh, S. Cotterell and F. Vahid, “System Synthesis for Networks of Programmable Blocks,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 888-893, March 7-11 2005 download pdf
P.Biswas, S. Banerjee, N. Dutt, L. Pozzi and P. Ienne, “ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 1246-1251, March 7-11 2005 download pdf
A. Shrivastava, N. Dutt, A. Nicolau and E. Earlie, “PBEXPLORE: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors,”Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 1264-1270, March 7-11 2005 download pdf
G. Stitt and F. Vahid, “A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms Minimization,” Proceedings of the Design, Automation and Test in Europe Conference (DATE 05), Messe Munich, Germany, pp 396-397 , March 7-11 2005 download pdf