Analysis and Optimization of Transaction Level Models for Multi-Processor System-on-Chip Design by Gunar Schirner, University of California, Irvine March 3, 2008 view details
