949-824-9127

Behavioral Synthesis for Hardware Security

Peter, Steffen, and Tony Givargis. (2021). Generation and Verification of Timing Attack Resilient Schedules During the High-Level Synthesis of Integrated Circuits. In Behavioral Synthesis for Hardware Security, pp. 343-363.