spacer spacer
spacer ESE - Embedded System Environment
spacer spacer
spacer
 
spacer
Overview
ESE is a toolset for modeling, synthesis and validation of multi-processor embedded system designs. It builds on over 15 years of research in system level design at CECS under Prof. Daniel Gajski. It consists of two parts: ESE Front End and ESE Back End.

ESE Front End provides automatic generation of SystemC transaction level models (TLMs) from graphical capture of system platform and application C/C++ code. ESE generated TLMs can be used either as virtual platforms for SW development or for fast and early timing estimation of system performance. The retargetable performance estimation utilizes the LLVM infrastructure.

ESE Back End provides automatic synthesis from TLM to Pin-Cycle Accurate Model (PCAM) consisting of RTL interfaces, system SW and prototype ready FPGA project files. ESE generated RTL can be synthesized using standard logic synthesis tools and system SW can be compiled along with application code for a given processor. ESE automatically creates Xilinx EDK projects for download to Xilinx boards.

Video presentation of ESE technical overview is available here . Video of ESE demonstration on a many-core MP3 player design is available here.

spacer
home | ese front-end | ese back-end | results | publications | about
© Copyright 2001-2008 CECS, UC Irvine. All rights reserved.