


How to outperform a supercomputer with neuromorphic chips



Kwabena Boahen
Stanford Bioengineering
boahen@stanford.edu

July 2007

Telluride

© Kwabena Boahen

Acknowledgements



BrainsInSilicon.stanford.edu

Collaborators
Bert Shi
Rajit Manohar

Support
Packard Foundation
NSF CAREER & BITS
ONR YIP & MURI
CRCNS - NIMH R01
Pioneer Award - NIH

© Kwabena Boahen




July 2007

Telluride Workshop


July 2007
 Telluride Workshop

Dendritic recording




Hausser et al 1997

Serial Scanning EM



Denk et al 2005

Two-photon LM



Reid et al 2005

© Kwabena Boahen


July 2007
 Telluride Workshop


Levels of Investigation

Analyze

Simulate

Experiment









© Kwabena Boahen

Churchland & Sejnowski 1992

2





Limitations of neuromorphic chips as simulation platforms

Specialized circuits

- ❖ Neuronal properties are fixed

Hardwired connections

- ❖ Synaptic organization is fixed

Proposed solutions

Implement Hodgkin-Huxley model

- ❖ Describes various ion-channels

Implement softwires




- ❖ User can specify connectivity



Boahen & Andreou 1992



© Kwabena Boahen

Ion-channel population




Huguenard & McCormick 1992

Transistor circuit





A first in silicon!





© Kwabena Boahen

Hynna & Boahen 2006

Ion channel



Transistor



Transistors and ion-channels are analogs

- ❖ Gating-particles and electrons both overcome their energy barriers at exponential rates.

This observation yields a compact silicon model

- ❖ We modulate the transistor's barrier-height the same way the ion-channel's is modulated.

© Kwabena Boahen

First-order kinetics

$$1-u \xrightleftharpoons[\beta(V)]{\alpha(V)} u$$

Differential equation

$$\begin{aligned} \frac{du}{dt} &= \alpha(V)(1-u) - \beta(V)u \\ &= -\frac{1}{\tau(V)}(u - u_{\infty}(V)) \end{aligned}$$


Time-constant

$$\tau(V) = \frac{1}{\alpha(V) + \beta(V)}$$

Steady-state


$$u_{\infty}(V) = \frac{\alpha(V)}{\alpha(V) + \beta(V)}$$

Opening rate



Closing rate


© Kwabena Boahen




© Kwabena Boahen

Data from Huguenard and McCormick, 1992

Soft wires






Reduce cost from $O(n^2)$ to $O(n)$ by exploiting:

- ❖ Sparse connectivity ($f \ll n$)
- ❖ Local connectivity (f clustered)
- ❖ Cable-like arbor and binary synapses


© Kwabena Boahen

BioE332's 1,280-neuron simulator




Students perform **nine** labs on:

- ❖ Synapses and neurons
 - Spiking, adaptation, bursting
- ❖ Synapse-Neuron Interaction
 - Phase-response curve, locking
- ❖ Inhibitory Networks
 - Rhythms, synchrony, delays
- ❖ Excita-Inhibitory Networks
 - Entrainment, binding
- ❖ Synaptic Plasticity
 - Spike-timing dependent plasticity
 - Enhancing synchrony
- ❖ Episodic Memory
 - Storing and recalling patterns




© Kwabena Boahen


1-D grid: 32,768 neurons on 4 chips




Multichip model of cortical orientation hypercolumns



Shih, Boahen et al 2005




8,192 neurons
TSMC 0.25 um
9.8 mm²; 3 mW




Steerable orientation
Even/odd, on/off

© Kwabena Boahen




$$T_{\text{bus}} = (2 \text{ ns/inch}) d_{\text{pitch}} n_{\text{chip}}$$




$$T_{\text{link}} = (2 \text{ ns/inch}) d_{\text{pitch}}$$

- ❖ Bus' capacity drops as more chips are added
- ❖ Grid's capacity remains the same (expandable)

© Kwabena Boahen



Neuroscope
 $320 \times 240 \times 4$ pixels
 256×16 -bit SRAM
 TSMC $0.18\mu\text{m}$
 $6.2 \times 4.8\text{mm}$



1 Input from PADS 8 Output to Receiver
 2 FIFOs 9 SRAM Data Input
 3 DEC 10 SRAM (256×16 -bit)
 4 DCTL 11 MCTL, FILTER, SEND
 5 SPLIT 12 Output to PADS
 6 SWITCH 13 SRAM Data Output
 7 SRAM Addr




© Kwabena Boahen

Lin, Boahen et al. 2006

Delay-insensitive link

63M spikes/sec!





Lin, Boahen et al. 2006



Word-serial format

Address-event Packet											Programming Packet										
	9	8	7	6	5	4	3	2	1	0		9	8	7	6	5	4	3	2	1	0
Head	source chip-address									x 0	Head	target chip-address									x 0
Row	address									0	SRAM address	source chip-address									x 0
Col	address									0	SRAM data	x	x	x	x	x	K	AP	x	0	
Tail	x	x	x	x	x	x	x	x	x	1	Tail	x	x	x	x	x	x	x	x	x	1

© Kwabena Boahen



Multi- versus two-compartment



Summary: We have developed three enabling technologies for Neurogrid

Analog VLSI for real-time simulation

❖ Models ion-channel populations

Digital VLSI for programmability

❖ Specifies synaptic connections

Grid network for expandability


❖ Relays spikes from chip to chip



Putting supercomputers on neuroscientists' desks with real-time cortex-scale simulation is feasible in 5yrs.

© Kwabena Boahen

Circuit analysis



Assuming N1 is in saturation:

$$C \frac{du_v}{dt} = I_{ds0} e^{\kappa V_o} (e^{-u_v} - e^{-u_H}) - I_{ds0} e^{\kappa V_c} e^{-u_L}$$

$$u = e^{u_v - u_H}$$

$$\frac{du}{dt} = \frac{I_{ds0}}{C U_T} e^{\kappa V_o - u_H} (1 - u) - \frac{I_{ds0}}{C U_T} e^{\kappa V_c - u_L} u$$

$$\Rightarrow \alpha(V_o) = \frac{I_{ds0}}{C U_T} e^{\kappa V_o - u_H} \text{ and } \beta(V_c) = \frac{I_{ds0}}{C U_T} e^{\kappa V_c - u_L}$$

Rates are exponentially dependent if V_o and V_c vary linearly with V_{mem}

❖ Slopes should be complementary

➤ V_o increases while V_c decreases for activation variable

➤ The reverse is true for an inactivation variable

© Kwabena Boahen