



SIGDA Publications on CD-ROM:

ED&TC '97

European Design & Test Conference

Paris, France

March 17-20, 1997

CD-ROM Copyright © 1997 by the Association for Computing Machinery, Inc. Permission to make digital or hard copies of part or all of this work is granted without fee provided that copies are not made or distributed for fee or direct commercial advantage, that copies show this notice on the first page or initial screen of a display along with the full citation, and that copies are not posted on public servers. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to repost on public lists or servers, or to use any component of this work in other works whether directly or by incorporation by a link, requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept, ACM Inc., 1515 Broadway, New York, NY 10036, fax 212-869-0481, or permissions@acm.org.

ACM Order # - 478971

ISBN # 0-89791-849-S

Click on the text below to go to:

Cover Page

Front Matter

Table of Contents

Session Index

Author Index



The European Design & Test Conference 1997



EDAC ETC ASIC

FROM **ASICs** TO **SYSTEMS**

Proceedings

Paris, France
March 17–20, 1997

Sponsored by
European Design and Automation Association
IEEE Computer Society/
European Group of TTTC and the DATC
ACM/SIGDA
European Commission

Proceedings

European Design & Test Conference

ED&TC 97

March 17–20, 1997

Paris, France

Sponsored by

European Design and Automation Association
IEEE Computer Society
European Group of TTTC and DATC
ACM/SIGDA

In cooperation with

ADFTT, NIS (Ex Soviet Union) AEIA, Spain AFCET, France
ATI, Spain CLRC, United Kingdom CNR, Italy CSIC, Spain
Estonian Electronics Society, Estonia GI, Germany GMM, Germany
HTE, Hungary IEEE Circuits and Systems Society IFIP 10.5
ITG, Germany KVIV, Belgium MATE, Hungary
Polish Academy of Sciences, Poland



IEEE Computer Society Press
Los Alamitos, California

Washington • Brussels • Tokyo

X

IEEE Computer Society Press
10662 Los Vaqueros Circle
P.O.Box 3014
Los Alamitos, CA 90720-1264

Copyright © 1997 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society Press, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Press Order Number PR07786
IEEE Order Plan Catalog Number 97TB100113
ISBN 0-8186-7786-4 (paper)
Microfiche ISBN 0-8186-7788-0
ISSN 1066-1409

Additional copies may be ordered from:

IEEE Computer Society Press
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: +1-714-821-8380
Fax: +1-714-821-4641
Email: cs.books@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: +1-908-981-1393
Fax: +1-908-981-9667
misc.custserv@computer.org

IEEE Computer Society
13, Avenue de l'Aquilon
B-1200 Brussels
BELGIUM
Tel: +32-2-770-2198
Fax: +32-2-770-8505
euro.ofc@computr.org

IEEE Computer Society
Ooshima Building
2-19-1 Minami-Aoyama
Minato-ku, Tokyo 107
JAPAN
Tel: +81-3-3408-3118
Fax: +81-3-3408-3553
tokyo.ofc@computer.org


Editorial production by Penny Storms
Cover by Joseph Daigle/Studio Productions
Printed in the United States of America by KNI, Inc.

I The Institute of Electrical and Electronics Engineers, Inc.

Organizing and Program Committee




General Chair
Ludwig Eggermont



Vice-General Chair
Patrick Dewilde




**Technical Program
Chair**
Hugo De Man



**Vice-Technical Program
Chair**
Franz Rammig




User's Forum Chair
Gabrièle Saucier



Vice-User's Forum Chair
Régis Leveugle




Past General Chair
Carlos Lopez Barrio



Finance
Gordon Adshead




Publicity
Bernard Courtois



Web Page
Diederik Verkest



Tutorials
Luc Claesen




**Hot Topics/Industrial
Liaison**
Eric van Utteren

Organizing Committee (continued)




Panels
Ivo Bolsens



Posters
Christian Landrault




Fringe Meetings
Hilary Kahn



University Booth
Marie-Minerve Louërat




Proceedings
Arno Kunzmann



Awards
Alain Greiner




Local Arrangements
Philippe Oddo



Audio/Visual
Peter Marwedel




Industrial Liaison Chair
Jean-Pierre Tual



Industrial Liaison
Jean-Pierre Moreau



Small Industries Liaison
Mark Bloemendaal




Americas Representative
Tony Ambler

Organizing Committee (continued)




Asian Representative
Takayuki Yanagawa



**Eastern Europe
Representative**
Marta Rencz




**Professional Societies
Liaison**
Thomas Williams



Exhibition Secretariat
Jeremy Kenyon



Conference Secretariat
Ron Hurley




Conference Secretariat
Sue Menzies

Program Topic Chairs




**System Design
Methodologies**
Leo Nederlof



**System Design
Technologies and Tools**
Rolf Ernst




**Methods and Tools for
the Design of
Microsystems**
Bernard Courtois



**Digital ASIC and ASIP
Design**
Jose Luis Conesa




**Design and Test of
Analogue and Mixed
Analogue/Digital Systems**
Georges Gielen




**Architectural Level
Synthesis**
Fadi Kurdahi


Program Topic Chairs (continued)




Digital Simulation and Emulation
Peter Schwarz




Logic and Finite-State Machine Synthesis
Jochen Jess




Formal Verification
Luc Claesen




Physical Design and Verification for VLSI, Boards and MCMs
Ralph Otten



Design and Synthesis for Testability of Digital Systems
Yervant Zorian



Test Program Development Tools and Techniques
Christian Landrault



Component, MCM, Board and System Testing
René Segers

Technical Program Committee

Einar Aas, University of Trondheim, Norway
Toru Adachi, NTT Telecommunications, Network Laboratory Group, Japan
Mart Altmae, Synthesia AB, Sweden
Kurt Antreich, Technical University of Munich, Germany
Mary Bailey, Runcorn Research Corp., USA
W. Benecke, University of Bremen, Germany
G. Bergmann, TEMIC, Germany
Gabriel Bischoff, Digital Equipment Corp., USA
Ivo Bolsens, IMEC, Belgium
Gaetano Borriello, University of Washington, Seattle, USA
Paolo Camurati, Politecnico di Torino, Italy
Herman Casier, Alcatel Mietec, Belgium
Tim Cheng, University of California, Santa Barbara, USA
Luc Claesen, IMEC, Belgium
Jose Luis Conesa, Telefonica I+D, Spain
Olivier Coudert, Synopsys, Inc., USA
Bernard Courtois, TIMA, Grenoble, France
Carlos Delgado Kloos, ETSI Telecomunicacion, Spain
Mario Diaz Nava, SGS-Thomson Microelectronics, France
Rolf Drechsler, Albert-Ludwigs-University Freiburg, Germany
Petru Eles, Linköping University, Sweden
Jose Epifanio da Franca, Instituto Superior Tecnico, Lisbon, Portugal
Rolf Ernst, Technical University of Braunschweig, Germany
Hans Eveking, Technical University of Darmstadt, Germany
Joan Figueras, Universitat Politecnica de Catalunya, Spain
J.O. Fischer-Binder, ANACAD, Germany
Hans Fleurkens, Philips Research Laboratories, The Netherlands
Gilles Fourmeris, SGS-Thomson Microelectronics, France
Norbert Fristacky, Slovak Technical University, Slovak Republic
Hiroyuki Fujita, The University of Tokyo, Japan
Hideo Fujiwara, Nara Institute of Science and Technology (NAIST), Japan
Kaigham Gabriel, Advanced Research Projects Agency (ARPA), USA
Georges Gielen, Catholic University of Leuven, Belgium
Manfred Glesner, TH Darmstadt, Germany
Roman Hermida, Universidad Complutense de Madrid, Spain
Hiromi Hiraishi, Kyoto Sangyo University, Japan
Fumiyasu Hirose, Fujitsu Laboratories, Ltd., Japan
Jan Hlavicka, Czech Technical University, Czech Republic
Jose Lius Huertas, Centro Nacional de Microelectronica, Spain
Daniel Ioan, 'Politechnica' University of Bucharest, Romania
Keiji Ishikawa, NTT LSI Laboratories, Japan
Masaki Ito, Hitachi, Ltd., Japan
Ahmed A. Jerraya, TIMA, Grenoble, France
Jochen Jess, Eindhoven University of Technology, The Netherlands
V. Kempe, AMS, Austria
Shinji Kimura, Nara Institute of Science and Technology (NAIST), Japan
Polen Kission, TIMA, Grenoble, France
Michael Koch, University of Rostock, Germany
Mario Kovac, University of Zagreb, Croatia
Gunter Krampfl, Siemens EZM GmbH, Germany

Andrzej Krasniewski, Warsaw University of Technology, Poland
 Kayhan Kucukcakar, Motorola, Inc., USA
 Ramayya Kumar, FZI Karlsruhe, Germany
 Fadi Kurdahi, University of California, Irvine, USA
 Christian Landrault, LIRMM, France
 Régis Leveugle, INPG/CSI, France
 Michael Lightner, University of Colorado, Boulder, USA
 Bill Lin, IMEC, Belgium
 Enrico Macii, Politecnico di Torino, Italy
 Jan Madsen, Technical University of Denmark, Denmark
 Peter Marwedel, University of Dortmund, Germany
 Jean-Paul Morin, SGS-Thomson Microelectronics, France
 Yukihiro Nakamura, NTT Information and Communications Systems Laboratories, Japan
 Leo Nederlof, Philips Semiconductors, The Netherlands
 Michael Nicolaidis, TIMA, Grenoble, France
 Franc Novak, Jozef Stefan Insititute, Slovenia
 Antonio Nunez, University of Las Palmas de Gran Canaria, Spain
 Hidetoshi Onodera, Kyoto University, Japan
 Ralph Otten, Delft University of Technology, The Netherlands
 Jeannie Panner, IBM Corp., USA
 Lalit Patnaik, Indian Institute of Science, India
 A. Peyre-Lavigne, Motorola R&D, France
 Juha Pikkarainen, Nokia Mobile Phones, Finland
 Serge Pravossoudovitch, LIRMM, France
 Paolo Prinetto, Politecnico di Torino, Italy
 Janusz Rajski, Mentor Graphics Corp., USA
 Andrew Richardson, Lancaster University, UK
 Manoj Sachdev, Philips Research Laboratories, The Netherlands
 Ryo Sano, Advantest Corp., Japan
 Majid Sarrafzadeh, Northwestern University, USA
 Gabrièle Saucier, INPG/CSI, France
 Rolf Schlagenhaft, Technical University of Munich, Germany
 Bernd Schuermann, University of Kaiserslautern, Germany
 Peter Schwarz, FhG IIS/EAS Dresden, Germany
 Donatella Sciuto, Politecnico di Milano, Italy
 Carl Sechen, University of Washington, Seattle, USA
 Rene Segers, Philips Semiconductors, The Netherlands
 Michal Servit, Czech Technical University, Czech Republic
 J.P. Singleton, ICL, UK
 Bernd Straube, FhG IIS/EAS Dresden, Germany
 M. Strik, Philips Research Laboratories, The Netherlands
 Vladimir Szekely, Technical University of Budapest, Hungary
 Yago Torroja, Univ. Politecnica de Madrid (UPM), Spain
 Raimund Ubar, Tallinn Technical University, Estonia
 Pieter van der Wolf, Philips Research Laboratories, The Netherlands
 Jef van Meerbergen, Philips Research Laboratories, The Netherlands
 H.T. Vierhaus, Technical University of Cottbus, Germany
 Frank Walzer, Texas Instruments, Germany
 Wayne Wolf, Princeton University, USA
 Hans Joachim Wunderlich, University of Stuttgart, Germany
 Hiroto Yasuura, Kyushu University, Japan
 Yervant Zorian, LogicVision, USA

Keynote Address

**Intrinsic (but not insurmountable) Barriers to
Gigascale Integration (GSI)**

James D. Meindl
Microelectronics Research Center
Georgia Institute of Technology
Atlanta, Georgia 30332

Opportunities for GSI are governed by a hierarchy of limits whose five levels can be codified as: fundamental, material, device, circuit and system. This constructive methodology is extended here by elucidating the impact on GSI of random dopant atom placement in the channel region of a MOSFET and random interconnect placement in binary logic networks. Random microscopic fluctuations in the number and location of dopant atoms in the channel depletion region of a MOSFET induce stochastic variations in device parameters such as threshold voltage, subthreshold swing and drain current. The standard deviations of these parameter distributions increase as device dimensions are scaled down. These increases in combination with concurrent upward scaling of the number of MOSFETs per chip cause a rapid escalation of the maximum deviations of MOSFET parameter values for the ensemble of devices within a given die. At some value of maximum deviation of threshold voltage, for example, faulty operation of logic circuits ensues. The effective channel doping concentration $F(n_a)$, the threshold voltage $F(V_{ts})$, the subthreshold swing $F(S)$, and the drain current $F(I_{dsat})$ distribution density functions for a MOSFET with a nominally uniform channel doping profile have been determined. Calculations of the standard and maximum deviations of threshold voltage, V_t , across the technology generations projected by the US National Technology Roadmap for Semiconductors (NTRS) indicate alarmingly large 45-89% maximum deviations of threshold voltage for the NTRS 2010 or 0.07mm generation of chips. For more than three decades, Rent's rule has proven to be a useful empirical relationship between the number of logic gates in a block, N_g , and the number of signal input/output interconnects, $N_{i/o}$, of the block. The form of the relationship is $N_{i/o} = 3D K(N_g)^p$, where K and p are empirical constants. Rent's rule has been applied recursively to a square array of logic gates for the purpose of deriving the complete stochastic wire length distribution of the array including local, semi-global and global interconnects. For an array of 34.4 million gates assumed to be implemented with 0.1 micron or 2007 generation technology in a die area of 1100 mm², this distribution density function is typically described by values of K in the range of 4 and p in the range of 0.6. The chip includes approximately 107 wires less than three gate pitches in length and a single wire 6,700 gate pitches in length. About 93% of the wires are less than 25 gate pitches in length and consume only 23% of the total interconnect length on the chip. Interconnects longer than 220 gate pitches constitute 50% of the wiring demand, but only 1.1% of the number of interconnects, which underscores the importance of working with a complete wiring distribution including all global wiring in preparing a priori estimates of chip wiring demand.

Keynote Address

Systems on a Chip: The Electronics Industry at a Crossroads

Dr. Aart J. de Geus
President and CEO
Synopsys, Inc.

The electronics industry is moving rapidly toward the ability to integrate a combination of electronic systems onto a single chip. This paradigm shift, from placing chips on boards to combining electronic "building blocks" onto massively complex chips, will have astounding implications for electronic design-and the world at large-for decades to come.

The emergence of systems on a chip is being driven by the confluence of several broad technology and market trends. Chip complexity continues to escalate by a factor of 10x every six years and will soon push gate counts into the tens of millions. Cost per gate is simultaneously declining in response to shrinking physical geometries, increasing wafer size, and more fab capacity worldwide. Market demand and the entrepreneurial creation of new ways to satisfy it-particularly in the consumer, communications, and computer segments-contribute to the momentum moving us inexorably toward an era of innovative systems-on-a-chip applications.

Many of the pieces are already in place, but there are still some barriers to break before the goal of systems on a chip can be fully realized. Issues involving established business models, intellectual property ownership and protection, design portability, design tools and methodologies, and standards present all of us with new opportunities for innovation, cooperation, and overall market expansion. Issues and challenges notwithstanding, it is clear that systems on a chip is both the future and the fuel for new products, new markets, and a worldwide consumer connection to new forms of information and entertainment.

Keynote Address

Evolution of Telecom and Multimedia and Their Impact on System Design Requirements

Björn Pehrson
KTH/Teleinformatik, Stockholm, Sweden

Background

The ongoing industrial transformation, supposedly leading to an information society, includes a convergence of cultures and technologies in traditionally separate areas, in particular: media, telecommunication and computer technologies. The convergence is characterized by traditional products and services disappearing and new innovative services and products often appearing with extremely short life cycles.

A technical basis for this convergence is the digitalization. The means of production in these traditionally separate areas are becoming the same; now based on computing and communications. The rapid pace of technical developments has created a large difference between what is possible and what is routinely used. As a consequence, there is both a strong technology push and a strong market pull driving the development of new services and products. This development has been accelerated by political actions, such as deregulation, which have stimulated competition. The whole of society is affected by this convergence. The turbulent, almost revolutionary, pace of development has already hit many industrial sectors.

One of the most affected areas currently is the telecommunications industry. Telecommunication services and multimedia are undergoing a transformation from plain old telephony services (POTS) and uniformity to chaos and diversity. Many telecom operators have, much to their surprise, recently become aware that in just a short period of time the traffic in their networks has become dominated by non-telephony traffic. In many cases operators report that more than 80-90% of their traffic now is Internet traffic. This trend is expected to accelerate and make voice traffic increasingly insignificant in comparison to the volume traffic generated by other applications. The traditional service and traffic models for narrowband, point-to-point telephony traffic no longer appropriately describe what is going on in their networks. The telecom industry is literally building systems and networks without knowing much about what they are used for. The North American telephone industry has already reported significant problems in networks attempting to carry long-lasting time Internet traffic when they were designed for session times of the order of 3 minutes in POTS. The traffic characteristics are changing and the demand for network capacity is exploding. Also the business models are changing. Within a year, some European operators expect a demand from their Internet users for up to 1000 times more transatlantic capacity than they have been planning for. Is there a market for them to make money providing this growth of capacity?

New applications and services bring new unknown QoS requirements and new traffic models. We lack equipment to measure the traffic, basic mathematical tools to model and analyze the traffic, and models to synthesize networks from. On the technology push side, the progress in photonics seems to cause a change in the bottleneck to processing power from transmission capacity, thus leading to new systems design criteria. Is the formerly clearly defined road of emerging broadband technologies (Broadband ISDN and ATM) the right way to go when they rely heavily on processing capacity to minimize the use of communication capacity, or should it rather take the opposite course? Together, the new user requirements and the new technological prerequisites bring about a revolution. Therefore, the traditional models and

architectures have to be replaced. Many emerging technologies will have to be replaced before they are successfully launched!

Also computer industry experiences a lot of turbulence, although the spirit is more positive. Will ubiquitous high-performance Computing&Communication take the markets from CD and video players and how much will the network computing paradigm change the PC-market?

In order to understand where the development might lead, and where we would like it to lead, it is important to think ahead in terms of visions: What kind of environment will result and what do we want to have beyond the transition period. We can choose to follow or to lead. On the application side, we need precompetitive cooperation between different actors. While on the technology side, we need to break out from the traditional R&D paths. Both of these changes are challenging since they require both a change in vision and a major reallocation of resources and power.

A Technical Vision

A reasonable technical vision for the Global Information Infrastructure (GII) or the first decade of the 21st century could be that

- Walls become interactive and connected (at 1-2 Gbit/s) to a global high-performance infrastructure.
- Personal Computing and Communication (C&C) systems are integrated in multimodal wearables, including goggles, providing augmented reality by overlaying information on views of the real world, and providing a billion users with mobile wireless access (at 10-155 Mbit/s) to a high-performance infrastructure.
- Personal software assistants help manage information, provide decision support, etc.
- The High-Performance Infrastructure will include high-performance computing and server facilities and support mobile multicast services with dynamic quality of service requirements, including the necessary real-time properties to support interactive distributed applications.
- Distributed switching of terabit/s of aggregate data flows from connections with dynamic characteristics will be supported.
- The cost of personal multimedia communication will be as low as telephone calls today.

It is evident that not many existing, or even emerging, technologies scale to cope with this vision. GII testbeds should therefore not prescribe any particular technology but allow for experiments at all levels. The issues to be explored include:

- What will future telecommunication systems architectures be? The research community and industry should co-operate in industrial application projects to extract realistic systems requirements as input to research programs.
- How will they be realised? This issue requires interdisciplinary research to study realisation schemes with optimal price / performance ratios, from usage schemes and man-machine interaction, via computing and communication systems, to photonics and wireless component technologies.
- How will we transition to these systems and how will these systems interoperate with legacy systems? Again the research community and industry must interact closely to ensure realistic scaling properties and design migration strategies.

Discussion

I would like to concretize some of the issues above by discussing a selection of vertically integrated research issues addressing the full range from end-user applications to low-level technical issues and methodology development which we, as part of our Personal Computing and Communication Center, have identified as key issues to make the integration of computing&communication happen.

Applications and New Service Models

To many technologists, this topic might appear to be of little relevance for core systems design principles. However, knowledge in this area is vital as we have to understand the human factors issues in order to get our systems accepted.

- The 21st Century Applications & Services Model, including QoS and traffic issues: The task of defining a new service model which completely replaces POTS is a truly interdisciplinary issue. It cannot simply be sorted out in research laboratories, but requires pilot systems to be deployed and field tests to be conducted involving real users. The ultimate criteria by which new applications will be judged will probably emphasize quality of life and efficiency of organizations. How (if we could choose freely) would we like to live, both at work and at our leisure? The user requirements will probably emphasize ubiquitous global high-performance mobile access supporting synchronous as well as asynchronous group communication, at no higher cost than telephony services today. Does a technology providing such services exist? Could we adopt it, even if it existed?
- A generic application: Support for meeting processes, a subproblem of CSCW: The importance of this application is to understand to what extent humans can rely on a ubiquitous computing&communication environment. The application should comprise online support for individual meetings which may be either face to face meetings, voice telephone conferences, video conferences, liveboard equipped working group meetings, synchronous computer mediated communications, asynchronous computer mediated meetings; and could involve use of network resources for media-on-demand, etc.
- New experimental applications, such as large Scale Collaborative Distributed Virtual Environments supporting augmented reality: Distributed Virtual Reality (VR) directed towards collaboration provides a service for human cooperation based on 3D. In a distributed VR environment, a shared, interactive 3D world is, in real-time, presented to multiple participants. The technology is currently being developed within the 3D WWW (VRML) standardisation and by the military. Collaboration within distributed VR for a large number (100-1000) of participants within a global scope is currently a research activity, but the technology is being developed with the emergence of the software and hardware infrastructure, including cheap computer hardware and software, group communication protocols, etc. Distributed VR may prove to be the next generation computer interfaces for ubiquitous computing. It will definitely have an impact on electronic conferencing, meetings, entertainment, distributed CAD-based engineering, etc.
- Networked Education - To make the point that the ongoing transformation is profound, I will discuss applications and services from another sector of human society which is in a state of rapid change due to new technology, deregulation and competition: the educational system. It is widely acknowledged as important and often supported by public funds. It also fills a large and growing part of our lives. In one of the possible scenarios, the future education system will become a distributed system, or a "Chaordic" system, according to the Visa model. Educational organizations focus on their strengths and team up in consortia in which there is free competition to contribute the best learning services, part of global exams. The focus is shifting from group teaching to individualized learning, from schedules to just-in-time, etc. The ubiquitous computing & communication concept seems to fit these trends well.

Systems design issues

- New terminals - wearables? Goggles? Implants? equipped to support location based services? Power consumption?

- Signal processing: Symmetric codec technologies minimizing latency in interactive applications. The current technologies are designed to support storage and retrieval of data rather than interactive services. Improved signal processing for high quality audio, e.g. echo cancelling. The current technologies are designed for telephony quality. Layered compression techniques to support group communication with participants joining via links of different capacity.
- Specialized servers supporting realtime applications in high-speed networks: Traditionally, server computers are general purpose computers designed for high throughput but without consideration of real-time guarantees. Many new applications require real-time responses. e.g. in distributed interactive real-time applications such as distributed virtual reality, video-conferencing, multimedia information systems and video-on-demand. Problems in the software side, regarding the operating system and the applications, should be addressed as well as removing bottlenecks in the host-interface hardware and software by designing new architectures.
- High-performance infrastructure supporting seamless integration of multicast real-time services for high performance distributed computing and for mobile access: The emerging applications often requires real-time and multicast (group communication) services and users would like to have the same services available when they are mobile as when they access the network via a fixed network. Existing protocols are not designed to integrate these services. Dynamic acquisition of terminal addresses, dynamic multicast routing involving seamless handoff of real-time traffic, etc, are all research issues and the solutions are expected to impose new requirements on both software and hardware architectures.
- Switching vs Routing: "Switch when you can and route when you have to" is one of the rules of thumb among today's internetwork designers. By means of concepts like "tag switching" and "IP switching", router designers redefine the meaning of switching and routing in order to remove the processing bottleneck in routers. This will eventually affect the design of switching elements.
- Circuit Switching versus Packet Switching Testbed: Processing capacity is expected to continue to double every 12-18 months over the next decade, which means 100-1000 times more powerful processors by 2006. However, transmission capacity is expected to increase 100 to 1000 or even 10000 times faster due to advances in fibre optics, wavelength division multiplexing, etc.. This evolution suggests that a shift in systems and network design principles, optimising by using less processing and more transmission capacity, might make it possible to provide systems having radically better cost/performance ratios. Going for less processing and more transmission when designing systems and networks might not only simplify the design and manufacturing but also the need for management in the operation phase, which is currently the major cost for telecom operators and it is growing. The shift from traditional telephony networks to broadband integrated services data networks has proven to be much more painful than anticipated due to the complexity of the protocols chosen earlier. Many issues are not resolved, e.g. congestion control. A deeper analysis of the basic design principles might result in a re-evaluation of some of the very basic decisions when moving from circuit-switching to packet/cell-switching. Experimental evaluation of prototypes in testbeds and pilot user experiments are essential.
- Network Management is now the major cost for network operators and its share of the budget seems to increase. The trend towards separate management networks (TMN) should be reevaluated focussing on service management issues and the possibility to integrate core network management issues in self-organizing network architectures.
- Network Security: In a time of crises, such as trade sanctions, regional armed conflicts, terrorist actions, organized crime, the survivability of the information infrastructure is essential to the internal security of any society. A future armed conflict will most probably include Information Warfare (IW) aimed at the infrastructure. "Denial of Service" attacks can be expected even in small conflicts, in terrorist actions and even from petty thieves. Access to the Information Infrastructure can be virtually halted in most countries within hours. There is a need to study and analyse the vulnerability of the Infrastructure against attacks. Develop realistic threat evaluations. Recommend counter-measures and operational procedures. Are smart cards secure enough? Do we want to replace traditional key locks and could we in that case do it reliably enough?

Design Methodology Issues

- New methods for measuring, modeling and analysis of traffic: Research is needed on new methods for traffic modelling, analysis and control of chaotic/self-similar traffic research on new generation broadband networking monitoring architectures, including identification of attributes, specification of monitoring functionalities needed to support various management functions, investigation of strategies for efficient data recording, storage, and analysis, prototyping and proof of concept.
- Concurrent engineering of hardware and software based on formal methods: The increasing complexity of systems and components call for the use of systematic techniques, efficient use of simulation and design for testability to ensure correctness of designs, as well as methods for performance modeling and analysis, simulation and measurement equipment to optimize performance. The challenge is to find design methodologies that combine correctness and high performance. An even greater challenge might be to find less complex designs doing the same job as the more complex we are working on, and to accept them when we find them. Reducing the complexity, e.g. by reducing processing, might make use of formal techniques more feasible.

Conclusions

Many traditional truths are being reevaluated in the application and systems levels. A few examples have been discussed in this presentation which will most certainly affect the principles for systems design, both from a hardware and a software point of view. It is hard to tell if the cultural or the technical challenge is the greater. In times like this it is important to formulate and discuss longer term visions, not to be caught in short-term dead-ends. Interdisciplinary contact is more important than ever.

Welcome to ED&TC'97

Welcome to the European Design & Test Conference and Exhibition 1997. It offers you, as did its predecessors, a wide spectrum of interesting activities to choose from: regular paper sessions, poster sessions, tutorials, invited keynotes, panels, hot topics session, User Forum presentations, fringe meetings in the evenings, University Booth in the Exhibition. New activities this year will focus on getting closer to industrial designers in large and small companies: next to the User Forum there will be an industrial Seminar of First Users on Monday and a variety of CAD, design and consultancy activities in several “villages” in the Exhibition area.

The plenary opening session will build further on the presentations of last year. The common thread there was to look at the future consequences in design and test which would result from the implementation of the National Roadmap for Semiconductor Technology of the Semiconductor Industry Association (USA). This year our three invited speakers will take the subject one step further by looking from different perspectives to the future in design and test: Jim Meindl takes a critical view on technology predictions and discusses system design issues from the point of view of physical limitations in semiconductor technology development. Aart de Geus considers in which direction the CAD industry has to move, how it will be affected by the roadmap, what will be its challenges and in which way might these challenges become affordable solutions for industrial designers. Bjorn Pehrson will present a vision on how applications in telecom and multimedia will be able to profit from the process technology advances, how this might enrich our lives and what design challenges it will present. These three different perspectives on the consequences of the IC technology roadmap will influence your own thinking about your future in design and test!

In response to the “Call for Papers” a total of 287 regular papers submissions were received. Hugo De Man and his crew of Topic Chairs and reviewers went through a thorough review process to select 93 paper for oral presentation and 23 for poster presentation. I would like to thank Hugo for his continuing drive for quality and for the excellent organisation, and I would like to thank him for the impressive result which you yourself can check from the Proceedings. Diederik Verkest deserves a special thanks for his efforts to make the first time use of the Web in the review process such a success.

Also the topics chosen this year for Panels and Hot Topic Sessions will certainly evoke your interest. What does it take to transfer successfully advanced design methods and tools to the pragmatic world of qualified industrial design flows? Can conflicts of interest be resolved between the different parties involved in the intellectual property business? What will be the right test methodology for the year 2005? These provoking questions will challenge our panels this year. The Hot Topic sessions will bring you up-to-date with three technical subjects that currently draw much attention: networked CAD systems, deep submicron CAD and multichip packages for consumer applications. The breadth and quality of the people involved convince me that you will not be disappointed in any of these subjects.

Next to all the technical and managerial subjects a major function of any Conference lies in the opportunities it creates for meeting people. This aspect of our Conference has always been given high marks and we continue to pay much attention to it. Coffee breaks, lunches, receptions and fringe meeting are each an excellent opportunity to get into other circles of interest. We will increase the cross-fertilization with the Exhibition by having one of the cocktail parties in the

Exhibition area. We will certainly also maintain the quality of the social event this year and make it into a pleasant souvenir.

Many volunteers have given their best efforts to make this Conference and Exhibition a worthwhile event for all its attendees. I would like to thank the members of the Organising Committee, the Programme Topic Chairs and the reviewers in the Technical Programme Committee, as well as the professional staff from CEP and EDA, for their continued interest and energy in making this the best event of its kind.

Ludwig D.J. Eggermont
General Chair ED&TC'97

Tutorials

A — Formal Verification

H. Eveking, Technical University Darmstadt, Germany

Summary

There are now two main areas of successful industrial application of formal verification techniques: (a) the verification of large blocks of combinational circuits which is faster and more efficient than simulation techniques, and (b) the checking of equivalence or of temporal properties of finite state systems. Both types of formal verification rely on the efficient representation of boolean functions or large state spaces by means of decision diagrams.

The tutorial will first give an introduction to various types of decision diagrams (OBDD's, OKFDD's, *BMD's). Examples of successful applications of decision diagrams to large blocks of combinational circuits will be presented afterwards. The specific problems of using VHDL as input language will be discussed. Symbolic state space traversal methods allow for the exploration of very large state spaces. The methods can be used to demonstrate the equivalence of two finite state machines or to verify temporal properties by model-checking. In addition, many applications use model-checking as a debugging rather than as a verification tool in order to detect bugs as early as possible and to reduce design time. The tutorial will give an introduction to symbolic state space traversal methods, and will again consider VHDL-related aspects.

B — Systems-On-Chip: From Design Validation to System Test

P. Prinetto, Politecnico di Torino, Italy

Y. Zorian, LogicVision, USA

Summary

Today's deep-submicron IC technology allows the creation of complex systems on a single die. This new technology necessitates different practices in design, manufacturing and field test. The tutorial will address the testing challenges in system-on-chip and their corresponding solution. For the system-on-chip design stage, the tutorial will cover a number of advanced solutions in design validation, ATPG, and Built-In Self-Test. These solutions are used during the design of individual embedded cores as well as their incorporation into a full systems-on-chip. They are geared towards the typical use of behavioral and RT level hardware descriptions. Following the design stage, the tutorial will address the state-of-the-art requirements for manufacturing and field tests. Here the emphasis is put on software based techniques in fault injection on the VHDL level for reliability and fault coverage purposes; the reuse strategies of the Built-In Self-Test hardware; and finally the requirements to improve in-field reliability and availability by adopting on-line Built-In Self-Test in complex chips. In general, this tutorial will provide an industrial perspective, while covering current practices and it will also reveal the future challenges. Outline:

1. Current Trends in Systems-on-chip Technology
2. Design Validation Solutions
3. High Level Test Generation Concepts
4. Designing self-testable Embedded Cores
5. Testability needs for complete systems-on-chip
6. Fault Injection on VHDL Level
7. In-System Reliability with on-line BIST
8. Future Perspectives

C — Rapid Prototyping of Digital Signal Processing Systems

R. Lauwereins, Katholieke Universiteit Leuven, Belgium

Summary

Rapid Prototyping is one of the techniques used to reduce the time-to-market of present day complex Digital Signal Processing Systems. This tutorial aims at presenting the possibilities and limitations of rapid prototyping for application domains ranging from speech processing via audio, image and video processing to telecommunications. It is structured in three parts.

The first part situates prototyping in the product design flow and presents a classification scheme which enables to quickly position rapid prototyping environments and platforms with respect to the type of verification they allow and the supported application domain.

The second part gives an extensive overview of the rapid prototyping environments for digital signal processing systems that are on the market. By including the most advanced research environments, it also offers an outlook to the future capabilities of the commercial tools.

The last part describes one environment that supports heterogeneous targets consisting of multiple processors and Field Programmable Gate Arrays in more detail. The specification model is presented as well as the design flow. Its usefulness is proven by applying the design flow on a toy example and a real-world application, both in the telecommunications domain.

D — Low Power Circuit Design for Multimedia LSI's

T. Sakurai, University of Tokyo, Japan

T. Kuroda, Toshiba Corp., Japan

Summary

Recently, multimedia LSI's are attracting attention. These LSI's are required to achieve high-performance as well as low-power. This tutorial reviews low-power circuit techniques for CMOS multimedia LSI's.

First, the background and the reason why the low-power is asked for now are summarized to clarify the general constraints together with some of the examples of multimedia LSI's. Next, expressions for CMOS circuit power consumption are described. General guidelines for CMOS logic circuit power reduction are basically three-fold: reducing switching probability, reducing load capacitance and reducing operation voltage. In these, using low supply voltage is the most effective way to reduce power, since the CMOS power consumption depends quadratically on the supply voltage. Low voltage designs, however, essentially suffers from lower speed. Some of the solutions for this problem are discussed including the control of MOSFET threshold voltage.

As to the reduction of the load capacitance, pass-transistor logic circuits are described in more detail including the synthesis methodology. Lastly, it is shown that the low-power design is also essential in solving some of the most stringent problems like noise and electromigration problems in deep submicron LSI designs other than the heat crisis.

E — Hardware/Software Codesign of Embedded Systems

J. Henkel, Technical University Braunschweig, Germany

F. Vahid, University of California, Riverside, USA

L. Ramachandran, LSI Logic Corp., USA

Summary

Hardware/Software Codesign has become a rapidly increasing area of investigation. Codesign techniques permit the design of increasingly complex mixed hardware/software systems at a higher level of abstraction than possible with today's tools, which results in a substantial reduction in the economical important time-to-market factor. Furthermore, necessary design techniques like High-Level Synthesis have matured to the point where they can be used in industrial environments, making HW/SW Codesign techniques feasible.

The authors present an overview of the wide area of HW/SW Codesign. After introducing the economically interesting area of embedded systems, they describe current approaches to HW/SW Codesign, discuss algorithms for the key issue of HW/SW partitioning, and present hardware and software synthesis methods, among other subjects.

The tutorial demonstrates how HW/SW Codesign techniques result in the important effects of short turnaround times, reduced time to market and minimized costs. A conclusion discusses today's major problems and suggestions what is needed for an industrial acceptance of HW/SW Codesign.

F — Built-In Self Test for Embedded Cores

J. Rajski, Mentor Graphics Corp., USA

Summary

With today's technology, it is possible to build very large systems containing many embedded cores on a single piece of silicon. Since Built-In Self Test (BIST) provides natural embedding of test solutions, it is very effective in dealing with intellectual property, at-speed testing and rapidly increasing size of system ASICs.

The tutorial will introduce state-of-the-art BIST technology, and will discuss its trade-offs, benefits and constraints. It will cover fundamentals of BIST, BIST architectures for logic, memory arrays and processor cores. It will present integration issues in hierarchical BIST solutions for system ASICs, discuss requirements for BIST-ready cores, introduce automation of BIST synthesis. Finally, the tutorial will illustrate applications and discuss future trends of BIST technology.

Audience

System ASIC designers, IP providers, test engineers, researchers, and managers interested in learning about state-of-the-art BIST technology, its advantages and limitations, future trends and challenges.

G — Multimedia Architectures

N. Demassieux, ENST, Paris, France

P. Pirsch, University of Hannover, Germany

Summary

This tutorial addresses the requirements of multimedia on processors and systems. Alternative components and systems for multimedia will be briefly described. The discussion includes platforms such as PCs, set-top boxes, network computers, broadcast coders and professional studios.

For multimedia applications videocoding and decoding have shown the most demanding tasks. They will be identified to explain the computational requirements and their impact on processors. Architectural trends of multimedia-enhanced and multimedia-dedicated processors will be examined. This includes VLIW architectures and super scalar RISC structures.

The tutorial will focus on some key components and present technical details by case studies. Different approaches for processors are explained for consumer markets (TRIMEDIA), personal computers (Intel-MMX), workstations (Sun UltraSPARC) and research projects (HiPAR, PRISMA, PVP). Practical design aspects of dedicated key components will be discussed for the example of an ASIC for motion estimation. The tutorial will conclude with future perspectives by the evolution of architectures (MIMD, super parallelism) and multimedia (real time image synthesis, real-time/real-life virtual reality).

H — CAD Tools for Analog and Mixed-Signal ASIC Design

G. Gielen, Katholieke Universiteit Leuven, Belgium

Summary

For reasons of cost and performance the microelectronics industry has always shown a need to integrate more and more functions on a single chip. In recent years, this has resulted in a growing tendency to integrate the analog interface circuits together with the digital signal processing circuitry onto the same IC, leading to true heterogeneous systems on silicon.

The tutorial intends to give an overview of the state of the art in CAD tools for analog and mixed-signal ASIC design. Starting from a description of the general design flow for mixed-signal ASICs, different key aspects will be presented in more detail. The first part of the tutorial will be dedicated to mixed-signal simulation tools, including both mixed-mode and multi-level (including analog behavioral level) capabilities. Also the progress in standardizing analog behavioral description languages will be discussed.

The second part of the tutorial will be dedicated to analog synthesis and layout tools. Here an overview will be given of the present status of these tools, discussing their capabilities and limitations. Also the problems of physical interactions between analog and digital circuits (e.g. substrate noise) will be described. The tutorial will be illustrated with several practical design examples.

Best Paper Awards

Each year, the European Design & Test Conference presents awards to the authors of the most outstanding papers. The selection is based on the results of the voting by the participants.

For 1996, the paper selected as the most outstanding in the field of CAD is;

Gate Sizing: a General Purpose Optimization Approach

by Olivier Coudert of Synopsys, Inc.

This paper presents new methods for choosing for each node of a mapped network a gate implementation in the library so that some cost function is optimized under some constraints. Methods for power or/and area optimization under delay constraints or delay optimization under power and/or area constraints are presented.

For 1996, the paper selected by the Committee as the most outstanding in the field of Test is:

Designing Self-Testable Multi-Chip Modules

by Yervant Zorian, Hakim Bederr, AT&T

This paper addresses the problem of Multi-Chip Module (MCM) testing, and specifically testing assembled MCM performance. The presented solution is based on self-test. It augments the conventional single-chip BIST approach, which is needed to produce known-good-dies, to a new multi-chip BIST solution.

Congratulations to the winners!

Reviewers

The Organizing Committee gratefully acknowledges the assistance of the following persons in the review process.

Gabriel Adam	Fabrizio Ferrandi	M. Lang	Chirs J. Rebeor
Tod Amon	A. Ferre	Mark A. Lavin	Teresa Riesgo
H. Arts	Azais Florence	Andreas Lechner	Ann M. Rincon
Smita Bakshi	M.-L. Flottes	Christian Legl	Gerd Ritter
Tibor Bartos	Eva Fordran	Rainer Leupers	J. Rius
Steven Bashford	William Fornaciari	A. Lu	R. Rodriguez
Luca Benini	Kiyoshi Fukushima	Juan Antonio Maestro	Bernhard Rohfleisch
Guenter Bergmann	Franco Fummi	S. Manich	B. Rouzeyre
Michel Berkelaar	P. Girard	Andreas Marin Lopez	Antonio Rubio
Claudia Blank	Masaru Goishi	Ingolf Markhof	Pablo Ruperez
Douglas M. Blough	Cesar A. Gonzalez	Natividad Martinez	Osamu Saito
Cristiana Bolchini	Jesper Grode	K. Matsumoto	Norio Sakurai
Joop Boonstra	I. Grout	H. Mecha	Hidegori Sato
Frank Bouwman	Peter Grun	J.M. Mendias	Robert J. Savaglio
Karl Brace	Matthias Gulbins	M. Meyers	Peter Schneider
Peter T. Breuer	Ashok Halambi	Shunsuke Miyamoto	Ingo Schreiber
Eric Bruls	Kiyoharu Hamaguchi	Rafael Moreno	Julio Septien
Gianpiero Cabodi	Berthold Harking	Seijiro Moriyama	Hiroshi Shinkai
David Camacho	Yoshihiro Hashimoto	Daniel Mozos	Cristina Silvano
William O. Camp	Soha Hassoun	Jiro Naganuma	M. Singh
Luisa Carvalho	Scott Hauck	Shigeo Nakamura	Thomas G. Sopchak
En-Shou Chang	Ahmed Hermani	Frederic Neyer	Shigetaka Takagi
Pai Chou	Michel Herrent	Ralf Niemann	Junichi Takahashi
John M. Cohn	Ken Hines	Koyo Nitta	Yutaka Tashiro
Fulvio Corno	Stefan Hoereth	Hiroshi Noda	Eiichi Teraoka
José da Franca	Klaus Hofmann	Mitsushi Nouzoe	Adwin Timmer
Marcello Dalpasso	Andreas Holubek	C. Ross Ogilvie	Hiroyuki Tomiyama
Eduardo de la Torre	Eiichi Hosoya	Tomohiko Ohtsuka	Tomoji Toriyama
R. de Vries	Jiun-Lang Huang	Mauro Olivieri	Kun-Han Tsai
Jeffrey H. Derby	Shi-Yu Huang	Hideki Ono	Norio Ueno
T. Douseki	Akihiko Inoue	Michel Opdenaker	Erik van der Zwan
Morten E. Petersen	G.L.J.M. Janssen	Ross Ortega	C.A.J. van Eijk
Klaus Eckl	Hsiao-Ping Juan	Chen-Yang Pan	Wim Verhaegh
Makoto Endo	Mineo Kaneko	Preeti Panda	Wolfgang Vermeiren
James J. Engel	Joanna Kang	Girard Patrick	Kees Vissers
Hans Eveking	Hideyuki Kawakita	Zebo Peng	Peter Voigt Knudsen
Eko Fajar	Douglas W. Kemerer	Massimo Poncino	Maogang Wang
Nong Fan	Volker Kempe	H.J. Pranger	David B. White
Amir Farrahi	Alfred Koelbl	Serge	Bruce A. Wilder
Milagros Fernandez	David Kolson	Pravossoudovitch	M. Xu
Luis Sanchez	Angela Kristic	Stefano Quer	Yasunori Yamada
Fernandez	Kriziszfot Kuchcinski	M. Rahmouni	Minoru Yatsuda
Frank D. Ferraiolo	Birger Landwehr	Jaan Raik	Tomihiro Yoneda

Michio Yotsuyanagi

Michal Zervit

Table of Contents

Organizing and Program Committee	xvi
Technical Program Committee	xx
Keynote Speakers	xxii
Welcome Message	xxix
Tutorials	xxx
Best Paper Award	xxxv
List of Reviewers	xxxvi

Session 1A: System Analysis Techniques and Applications

Moderators: *P. Marwedel, University of Dortmund, Germany*
F. Kurdahi, University of California, Irvine, USA

RATAN: A Tool for Rate Analysis and Rate Constraint Debugging for Embedded Systems.....	2
<i>A. Dasdan, A. Mathur, and R.K. Gupta</i>	
Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications	7
<i>P.R. Panda, N.D. Dutt, and A. Nicolau</i>	
Interface Timing Verification with Delay Correlation Using Constraint Logic Programming	12
<i>P. Girodias and E. Cerny</i>	

Session 1B: Sequential ATPG

Moderators: *R. Ubar, Tallinn University, Estonia*
B. Straube, Fraunhofer IIS/EAS Dresden, Germany

Sequential Circuit Test Generation Using Dynamic State Traversal	22
<i>M.S. Hsiao, E.M. Rudnick, and J.H. Patel</i>	
MOSAIC: A Multiple-Strategy Oriented Sequential ATPG for Integrated Circuits	29
<i>A. Dargelas, C. Gauthron, and Y. Bertrand</i>	
New Static Compaction Techniques of Test Sequences for Sequential Circuits	37
<i>F. Corno, P. Prinetto, M. Rebaudengo, and M. Sonza Reorda</i>	

Session 1C: Design and Design Methodology for Analog Circuits

Moderators: *J. Pikkarainen, Nokia Mobile Phones, Finland*
F. Maloberti, University of Pavia, Italy

A Methodology for Designing Continuous-Time Sigma-Delta Modulators	46
<i>P. Benabes, M. Keramat, and R. Kielbasa</i>	
A CMOS Low-Voltage, High-Gain Op-Amp	51
<i>G.N. Lu and G. Sou</i>	
High-Level Synthesis of Analog Sensor Interface Front-Ends.....	56
<i>S. Donnay, G. Gielen, W. Sansen, W. Kruiskamp, D. Leenaerts, and W. van Bokhoven</i>	

**Session 2A: Panel P1 - How to Introduce Advanced Design Technology
in Qualified Industrial Design Flows?**

Coordinator: *I. Bolsens, IMEC, Belgium*

Moderator: *P. De Wilde, TU Delft/DIMES, The Netherlands*

Panel: *P. Reynaert, Mentor Graphics, Belgium*

P. Pype, Coware, USA

R. Jain, University of California, Los Angeles, USA

P. Odent, Philips, The Netherlands

P. Paulin, ST, France

K-P. Estola, Nokia Mobile Phones, Finland

H. Cloetens, Philips, The Netherlands

Session 2B: Advances in Built-In Self-Test

Moderators: *Y. Zorian, LogicVision, USA*

E. Aas, University of Trondheim, Norway

Structural BIST Insertion Using Behavioral Test Analysis 64

M. Nourani and C. Papachristou

On the Generation of Pseudo-Deterministic Two-Patterns Test Sequence
with LFSRs 69

C. Dufaza and Y. Zorian

Cellular Automata for Generating Deterministic Test Sequences 77

D. Kagaris and S. Tragoudas

Session 2C: Synthesis of Controllers

Moderators: *J. Jess, Eindhoven, University of Technology, The Netherlands*

B. Lin, IMEC, Belgium

Fast Controllers for Data Dominated Applications..... 84

A. Hertwig and H-J. Wunderlich

Random Benchmark Circuits with Controlled Attributes 90

K. Iwama, K. Hino, H. Kurokawa, and S. Sawada

Technology Mapping of Speed-Independent Circuits Based on
Combinational Decomposition and Resynthesis 98

J. Cortadella, M. Kishinevsky, A. Kondratyev,

L. Lavagno, and A. Yakovlev

Session 2D: Microsystems Design I

Moderators: *J.-M. Karam, TIMA, Grenoble, France*

L. Claesen, IMEC, Belgium

Generation of the HDL-A-Model of a Micromembrane from Its Finite-
Element-Description..... 108

K. Hofmann, M. Glesner, N. Sebe, A. Manolescu, S. Marco,

J. Samitier, J-M. Karam, and B. Courtois

Microsystem Design Using Simulator Coupling..... 113

S. Wünsche, C. Clauß, P. Schwarz, and F. Winkler

Modeling and Simulation of Electromechanical Transducers in Microsystems
Using an Analogue Hardware Description Language 119

B. Romanowicz, M. Laudon, P. Lerch, P. Renaud, H.P. Amann,

A. Boegli, V. Moser, and F. Pellandini

Session 3A: Software Generation for Embedded Processors

Moderators: *R. Ernst, Technical University of Braunschweig, Germany*
W. Wolf, Princeton University, USA

Delay Management for Programmable Video Signal Processors.....	126
<i>M.L.G. Smeets, E.H.L. Aarts, G. Essink, and E.A. de Kock</i>	
Hierarchical Scheduling and Allocation of Multirate Systems on Heterogeneous Multiprocessors	134
<i>Y. Li and W. Wolf</i>	
Retargetable Generation of Code Selectors from HDL Processor Models	140
<i>R. Leupers and P. Marwedel</i>	

Session 3B: Register Transfer Level Test Synthesis

Moderators: *H.-J. Wunderlich, University of Stuttgart, Germany*
A.J. van de Goor, Technical University of Delft, The Netherlands

An RTL Methodology to Enable Low Overhead Combinational Testing.....	146
<i>S. Bhattacharya, S. Dey, and B. Sengupta</i>	
A Controller Testability Analysis and Enhancement Technique	153
<i>X. Gu, E. Larsson, K. Kuchinski, and Z. Peng</i>	
Analyzing Testability from Behavioral to RT Level.....	158
<i>M.L. Flottes, R. Pires, and B. Rouzeyre</i>	

Session 3C: BDD's and Formal Verification

Moderators: *N. Fristacky, Slovak Technical University, Slovakia*
R. Kumar, FZI, Karlsruhe, Germany

Fast and Efficient Construction of BDDs by Reordering Based Synthesis	168
<i>A. Hett, R. Drechsler, and B. Becker</i>	
Verification and Synthesis of Counters Based on Symbolic Techniques.....	176
<i>G. Cabodi, P. Camurati, L. Lavagno, and S. Quer</i>	
Using MTBDDs for Discrete Timed Symbolic Model Checking.....	182
<i>T. Kropf and J. Ruf</i>	

Session 3D: Microsystems Design II

Moderators: *M. Rencz, Technical University of Budapest, Hungary*
M. Glesner, TH Darmstadt, Germany

Analysis of 3D Conjugate Heat Transfers in Electronics.....	190
<i>J.P. Fradin, L. Molla, and B. Desaunettes</i>	
Smart Sensor System Application: An Integrated Compass.....	195
<i>R.J.W.T. Tangelder, G. Diemel, and H.G. Kerkhoff</i>	
Automatic Transfer of Parametric FEM Models into CAD-Layout Formats for Top-Down Design of Microsystems	200
<i>M. Lang, D. David, and M. Glesner</i>	

Session 4A: Panel P3 - What Will Be the Right Test Methodology for the Year 2005?

Coordinator: *I. Bolsens, IMEC, Belgium*
Moderator: *K. Baker, Philips, The Netherlands*
Panel: *B. Schneider, microLEX, Denmark*
P. De Pauw, Mietec, Belgium
B. Grubel, Texas Instruments, USA
S.P. Athan, University of South Florida, USA
T. Williams, IBM, Boulder, USA

Session 4B: High Performance Architectures for Multimedia and Communication ASICs

Moderators: *I. Bolsens, IMEC, Belgium*
Y. Torroja, Universidad Politecnica de Madrid, Spain

Highly Scalable Parallel Parametrizable Architecture of the Motion Estimator.....	208
<i>R. Cmar and S. Vernalde</i>	
Design and Implementation of a Coprocessor for Cryptography Applications.....	213
<i>A. Royo, J. Morán, and J.C. López</i>	
On the Way to the 2.5 Gbits/s ATM Network ATM Multiplexer Demultiplexer ASIC	218
<i>J. Riesco, J.C. Díaz, L.A. Merayo, J.L. Conesa, C. Santos, and E. Juárez</i>	

Session 4C: Decision Diagrams and Diagnosis

Moderators: *R. Drechsler, University of Freiburg, Germany*
E. Macii, Politecnico de Torino, Italy

Solving Graph Optimization Problems with ZBDDs	224
<i>O. Coudert</i>	
Minimizing ROBDD Sizes of Incompletely Specified Boolean Functions by Exploiting Strong Symmetries	229
<i>C. Scholl, S. Melchior, G. Hotz, and P. Molitor</i>	
Connection Error Location and Correction in Combinational Circuits	235
<i>A.M. Wahba and D. Borrione</i>	

Session 4D: Performance Modeling

Moderators: *M. Sarrafzadeh, Northwestern University, USA*
M. Servit, Czech Technical University, Czech Republic

Shaping a VLSI Wire to Minimize Elmore Delay	244
<i>J.P. Fishburn</i>	
Inductance Analysis of On-Chip Interconnects	252
<i>S. Kundu and U. Ghoshal</i>	
Cartesian Multipole Based Numerical Integration for 3D Capacitance Extraction	256
<i>U. Geigenmüller and N.P. van der Meijs</i>	

Session 5A: Hot Topic HT1 - Networked CAD Systems	262
<i>Coordinator: E. Van Utteren, Philips, Eindhoven, The Netherlands</i>	
<i>Moderator: G. De Micheli, Stanford University, USA</i>	
Session 5B: Progress in IDDQ Test Technology	
<i>Moderators: R. Segers, Philips ED&T, The Netherlands</i>	
<i>H. Vierhaus, Technical University of Cottbus, Germany</i>	
CCII+ Current Conveyor Based BIC Monitor for IDDQ Testing of Complex CMOS Circuits.....	266
<i>V. Stopjaková and H. Manhaeve</i>	
Deep Sub-Micron IDDQ Testing: Issues and Solutions.....	271
<i>M. Sachdev</i>	
A Production-Oriented Measurement Method for Fast and Exhaustive Iddq Tests	279
<i>B. Laquai, H. Richter, and H. Werkmann</i>	
Session 5C: Architecture Exploration	
<i>Moderators: J. van Meerbergen, Philips Research Labs, The Netherlands</i>	
<i>R. Ernst, Technical University of Braunschweig, Germany</i>	
Library Mapping for Memories	288
<i>P.K. Jha and N.D. Dutt</i>	
Architectural Exploration and Optimization for Counter Based Hardware Address Generation	293
<i>M. Miranda, M. Kaspar, F. Catthoor, and H. De Man</i>	
RTL Synthesis with Physical and Controller Information	299
<i>M. Xu and F.J. Kurdahi</i>	
Session 5D: Layout Design	
<i>Moderators: R. Otten, Delft University of Technology, The Netherlands</i>	
<i>M. Sarrafzadeh, Northwestern University, USA</i>	
Two-Way Partitioning Based on Direction Vector	306
<i>K.S. Seong and C.M. Kyung</i>	
Multi-Layer Chip-Level Global Routing Using an Efficient Graph-Based Steiner Tree Heuristic.....	311
<i>L-C.E. Liu and C. Sechen</i>	
A Gridless Multi-Layer Router for Standard Cell Circuits Using CTM Cells.....	319
<i>H-P. Tseng and C. Sechen</i>	
Session 6A: Hot Topic HT2 - Deep Submicron CAD	328
<i>Coordinator: E. Van Utteren, Philips, Eindhoven, The Netherlands</i>	
<i>Moderator: Ralph Otten, Delft University of Technology, The Netherlands</i>	

Session 6B: Testability Solutions for Regular Structures

Moderators: *J. Figueras, Universidad Politecnica de Catalunya, Spain*
T. Williams, IBM, Boulder, USA

A Programmable Boundary Scan Technique for Board-Level, Parallel Functional Duplex March Testing of Word-Oriented Multiport Static RAMs	330
<i>K. Chakraborty and P. Mazumder</i>	
Fault-Secure Shifter Design: Results and Implementations	335
<i>R.O. Duarte, M. Nicolaidis, H. Bederr, and Y. Zorian</i>	
High-Speed C-Testable Systolic Array Design for Galois-Field Inversion	342
<i>C-T. Huang and C-W. Wu</i>	

Session 6C: Data Converter Test Issues

Moderators: *A. Richardson, University of Lancaster, UK*
H. Kerkhoff, University of Twente, The Netherlands

Efficient and Accurate Testing of Analog-to-Digital Converters Using Oscillation-Test Method	348
<i>K. Arabi and B. Kaminska</i>	
Built-In Self-Test Methodology for A/D Converters.....	353
<i>R. de Vries, T. Zwemstra, E.M.J.G. Bruls, and P.P.L. Regtien</i>	
Reconfigurable Data Converter as a Building Block for Mixed-Signal Test	359
<i>E.K.F. Lee</i>	

Session 7A: Hot Topic HT3 - Multichip Packages for Consumer Applications..... 366

Coordinator: *E. Van Utteren, Philips, Eindhoven, The Netherlands*
Moderator: *M. Muris, Philips Research Labs (ED&T), The Netherlands*

Session 7B: Extensions and Acceleration of Discrete Event Simulation

Moderators: *P. Schwarz, Fraunhofer EAS Dresden, Germany*
M. Koch, University of Rostock, Germany

VHDL Extensions for Complex Transmission Line Simulation	368
<i>P. Walker and S. Ghosh</i>	
Acceleration of Behavioral Simulation on Simulation Specific Machines	373
<i>M. Shoji, F. Hirose, S. Shimogori, S. Kowatari, and H. Nagai</i>	
Exploiting Temporal Independence in Distributed Preemptive Circuit Simulation	378
<i>P. Walker and S. Ghosh</i>	

Session 7C: Analog Design and Layout Tools

Moderators: *G. Gielen, Katholieke Universiteit Leuven, Belgium*
A. Richardson, University of Lancaster, UK

Analogue Layout Generation by World Wide Web Server-Based Agents	384
<i>L.T. Walczowski, D. Nalbantis, W.A.J. Waller, and K. Shi</i>	
A Performance-Driven Placement Algorithm with Simultaneous Place& Route Optimization for Analog IC's	389
<i>J.A. Prieto, A. Rueda, J.M. Quintana, and J.L. Huertas</i>	

An Algorithm for Numerical Reference Generation in Symbolic Analysis of Large Analog Circuits	395
<i>I. García-Vargas, M. Galán, F.V. Fernández, and A. Rodríguez-Vázquez</i>	

**Session 8A: Embedded Tutorial: Hardware and Software Co-Design
in Europe and the USA — A Collaborative Initiative**

Moderator: *J.M. Laporte, OMIMO, Belgium*

Presenters: *D. Gajski, University of California, Irvine, USA
R. Ernst, TU Braunschweig, Germany*

Session 8B: Power Modeling and Estimation

Moderators: *H. Fleurkens, Philips Research Laboratories, The Netherlands
R. Schlagenhaft, Technical University of Munich, Germany*

Adaptive Least Mean Square Behavioral Power Modeling	404
<i>A. Bogliolo, L. Benini, and G. De Micheli</i>	
Fast Power Loss Calculation for Digital Static CMOS Circuits	411
<i>S. Gavrilov, A. Glebov, S. Rusakov, D. Blaauw, L. Jones, and G. Vijayan</i>	
Monte-Carlo Approach for Power Estimation in Sequential Circuits	416
<i>V. Saxena, F.N. Najm, and I.N. Hajj</i>	

Session 8C: Formal Methods in Synthesis and Verification

Moderators: *P. Camurati, Politecnico di Torino, Italy
H. Eveking, Technische Hochschule Darmstadt, Germany*

Hybrid Symbolic-Explicit Techniques for the Graph Coloring Problem.....	422
<i>S. Chiusano, F. Corno, P. Prinetto, and M. Sonza Reorda</i>	
A Constructive Approach Towards Correctness of Synthesis—Application within Retiming.....	427
<i>D. Eisenbiegler, R. Kumar, and C. Blumenröhr</i>	
A Symbolic Core Approach to the Formal Verification of Integrated Mixed-Mode Applications	432
<i>S. Hendricx and L. Claesen</i>	

**Session 9A: Panel P2 - Are There Conflicts of Interest in Intellectual
Property Based Business?**

Coordinator: *I. Bolsens, IMEC, Belgium*

Moderator: *M. Cecchini, OMI, CEC*

Panel: *J. Gorla, Italtel, Italy
M. Muller, ARM, UK
R. Lannoo, Alcatel-Mietec, Belgium
A. Wild, Motorola, USA
O. Levia, Cadence, USA
M.-E. Jones, Mentor Graphics, USA*

Session 9B: Concurrent Checking

Moderators: *M. Nicolaidis, TIMA, Grenoble, France*

L. Bouzaida, SGS Thomson Microelectronics, France

A Novel Methodology for Designing TSC Networks Based on Parity Bit Code	440
<i>C. Bolchini, F. Salice, and D. Sciuto</i>	
The Testing Scheme for IC's Clocks	445
<i>M. Favalli and C. Metra</i>	
A Totally Self-Checking 1-out-of-3 Code Error Indicator	450
<i>A. Paschalis, N. Gaitanis, D. Gizopoulos, and P. Kostarakis</i>	

Session 9C: New Ideas in Scheduling

Moderators: *R. Hermida, Universidad Complutense de Madrid, Spain*

P. Kission, TIMA, Grenoble, France

Cone-Based Clustering Heuristic for List-Scheduling Algorithms.....	456
<i>S. Govindarajan and R. Vemuri</i>	
Register Synthesis for Speculative Computation.....	463
<i>D. Herrmann and R. Ernst</i>	
Multidimensional Periodic Scheduling: A Solution Approach.....	468
<i>W.F.J. Verhaegh, P.E.R. Lippens, E.H.L. Aarts and J.L. van Meerbergen</i>	

Session 10A: System Level Design Representation and Transformation

Moderators: *A. Jerraya, TIMA, Grenoble, France*

R. Leupers, University of Dortmund, Germany

Multi-Thread Graph: A System Model for Real-Time Embedded Software Synthesis.....	476
<i>F. Thoen, J. Van Der Steen, G. de Jong, G. Goossens, and H. De Man</i>	
PCC: A Modeling Technique for Mixed Control/Data Flow Systems	482
<i>T. Grötter, R. Schoenen, and H. Meyr</i>	
Procedure Cloning: A Transformation for Improved System-Level Functional Partitioning	487
<i>F. Vahid</i>	

Session 10B: Diagnosis and Test Generation

Moderators: *P. Prinetto, Politecnico di Torino, Italy*

C. Landrault, LIRMM, France

A Fault Diagnosis Methodology for the UltraSPARC TM -I Microprocessor	494
<i>S. Narayanan, R. Srinivasan, R.P. Kunda, M.E. Levitt, and S. Bozorgui-Nesbat</i>	
Improved Diagnosis of Realistic Interconnect Shorts	501
<i>J.T. de Sousa and P.Y.K. Cheung</i>	
On Improving Genetic Optimization Based Test Generation.....	506
<i>I. Pomeranz and S.M. Reddy</i>	

Session 10C: Logic Synthesis for Low Power

Moderators: *O. Coudert, Synopsys Inc., USA*

K. Antreich, Technical University of Munich, Germany

Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Control-Oriented Synchronous Networks	514
<i>L. Benini, G. De Micheli, E. Macii, M. Poncino, and R. Scarsi</i>	
Low Power FSM Design Using Huffman-Style Encoding	521
<i>P. Surti, L.F. Cho, and A. Tyagi</i>	
Improving the Accuracy of Support-Set Finding Method for Power Estimation of Combinational Circuits	526
<i>H. Choi and S.H. Hwang</i>	

Session 11A: System Design Methodologies

Moderators: *L. Nederlof, Philips Semiconductors, The Netherlands*

F. Novak, Jozef Stefan Institute Ljubljana, Slovenia

Practical Concurrent ASIC and System Design and Verification	532
<i>I. Gibson and C. Amies</i>	
A Methodology for Hardware Architecture Trade-Off at Different Levels of Abstraction.....	537
<i>C. Schneider</i>	
Synthesis of Multi-Rate and Variable Rate Circuits for High Speed Telecommunications Applications.....	542
<i>P. Schaumont, S. Vernalde, L. Rijnders, M. Engels, and I. Bolsens</i>	

Session 11B: Testability at Different Abstraction Levels

Moderators: *R. Segers, Philips ED&T, The Netherlands*

G. Krampl, Siemens AG, Germany

Testability of 2-Level AND/EXOR Circuits	548
<i>R. Drechsler, H. Hengster, H. Schäfer, J. Hartmann, and B. Becker</i>	
On the Use of Reset to Increase the Testability of Interconnected Finite- State Machines	554
<i>I. Pomeranz and S.M. Reddy</i>	
A New Approach to Build a Low-Level Malicious Fault List Starting from High-Level Description and Alternative Graphs	560
<i>A. Benso, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, and R. Ubar</i>	

Session 11C: Hardware and Software Tools for Analog and Mixed-Signal Test

Moderators: *J.L. Huertas, CNM, Seville, Spain*

M. Sachdev, Philips Research, The Netherlands

On-Chip Analog Output Response Compaction	568
<i>M. Renovell, F. Azaïs, and Y. Bertrand</i>	
A New Quality Estimation Methodology for Mixed-Signal and Analogue ICs.....	573
<i>T. Olbrich, I.A. Grout, Y. Eben Aimine, A.M. Richardson, and J. Contensou</i>	

Compact Structural Test Generation for Analog Macros	581
<i>V. Kaal and H. Kerkhoff</i>	
Session 11D: Power Estimation and Modeling	
Moderators: J.L. Conesa, Telefonica I+D, Spain	
I. Bolsens, IMEC, Belgium	
Accurate High Level Datapath Power Estimation.....	590
<i>J.E. Crenshaw and M. Sarrafzadeh</i>	
Maximizing the Weighted Switching Activity in Combinational CMOS Circuits Under the Variable Delay Model.....	597
<i>S. Manich and J. Figueras</i>	
Internal Power Modelling and Minimization in CMOS Inverters.....	603
<i>S. Turgis, J.M. Daga, J.M. Portal, and D. Auvergne</i>	
Poster Session	
A New Field Programmable System-on-a-Chip for Mixed-Signal Integration.....	610
<i>J. Faura, C. Horton, B. Krah, J. Cabestany, M.A. Aguirre, and J.M. Insenser</i>	
PROPHID: A Data-Driven Multi-Processor Architecture for High- Performance DSP	611
<i>J.A.J. Leijten, J.L. van Meerbergen, A.H. Timmer, and J.A.G. Jess</i>	
ReCode: The Design and Re-Design of the Instruction Codes for Embedded Instruction-Set Processors.....	612
<i>C. Liem, P. Paulin, and A. Jerraya</i>	
A Real-Time Smart Sensor System for Visual Motion Estimation	613
<i>T. Röwekamp and L. Peters</i>	
Full Custom Chip Set for High Speed Serial Communications up to 2.48Gbit/s	614
<i>J. González-Torres, P.A. Mateos, and J.M. Hernández</i>	
An Asynchronous Architecture for Digital Signal Processors	615
<i>M.R. Karthikeyan and S.K. Nandy</i>	
Test Synthesis for DC Test of Switched-Capacitors Circuits.....	616
<i>H. Ihs and C. Dufaza</i>	
SISSSI—A Tool for Dynamic Electro-Thermal Simulation of Analog VLSI Cells.....	617
<i>V. Székely, A. Páhi, A. Poppe, M. Rencz, and A. Csendes</i>	
Design of Oscillation-Based Test Structures for Active RC Filters	618
<i>M. Santo Zarnik, F. Novak, and S. Macek</i>	
Using Constraint Logic Programming in Memory Synthesis for General Purpose Computers	619
<i>R. Beckmann and J. Herrmann</i>	
Optimal Scheduling for Fast Systolic Array Implementations.....	620
<i>I. Ozimek, R. Verlic, and J. Tasic</i>	
Scheduling Using Mixed Arithmetic: An ILP Formulation	621
<i>A. Mignotte and O. Peyran</i>	
Performance Verification Using Partial Evaluation and Interval Analysis.....	622
<i>J. Walrath, R. Vemuri, and W. Bradley</i>	
Design and Verification of the Sequential Systems Automata Using	

Temporal Logic Specifications	623
<i>A. Ursu, G. Gruita, and S. Zaporojan</i>	
Application Independent Module Generation in Analog Layouts	624
<i>M. Wolf and U. Kleine</i>	
A Scheme for Multiple On-Chip Signature Checking for Embedded SRAMs	625
<i>M.F. Abdulla, C.P. Ravikumar, and A. Kumar</i>	
Design of Partially Parallel Scan Chain	626
<i>Y. Higami and K. Kinoshita</i>	
March LA: A Test for Linked Memory Faults.....	627
<i>A.J. van de Goor, G.N. Gaydadjiev,</i> <i>V.N. Yarmolik, and V.G. Mikitjuk</i>	
The Input Pattern Fault Model and Its Application	628
<i>R.D. Blanton and J.P. Hayes</i>	
A Monolithic Off-Chip IDDQ Monitor	629
<i>M. Svajda, B. Straka, and H. Manhaeve</i>	
Extension of the Boundary-Scan Architecture and New Idea of BIST for More Effective Testing and Self-Testing of Interconnections	630
<i>A. Kristof</i>	
Author Index	631

Author Index

Aarts, E.H.L.....	126, 468	Corno, F.	37, 422
Abdulla, M.F.....	625	Cortadella, J.	98
Aguirre, M.A.....	610	Coudert, O.	224
Amann, H.P.	119	Courtois, B.....	108
Amies, C.....	532	Crenshaw, J.E.	590
Arabi, K.....	348	Csendes, A.	617
Auvergne, D.....	603	Daga, J.M.	603
Azaïs, F.	568	Dargelas, A.	29
Becker, B.....	168, 548	Dasdan, A.	2
Beckmann, R.....	619	David, D.....	200
Bederr, H.	335	de Jong, G.....	476
Benabes, P.	46	de Kock, E.A.	126
Benini, L.	404, 514	De Man, H.	293, 476
Benso, A.	560	De Micheli, G.....	404, 514
Bertrand, Y.....	29, 568	de Sousa, J.T.	501
Bhattacharya, S.....	146	de Vries, R.	353
Blaauw, D.	411	Desaunettes, B.	190
Blanton, R.D.	628	Dey, S.	146
Blumenröhr, C.....	427	Díaz, J.C.	218
Boegli, A.....	119	Diemel, G.....	195
Bogliolo, A.....	404	Donnay, S.	56
Bolchini, C.	440	Drechsler, R.....	168, 548
Bolsens, I.	542	Duarte, R.O.	335
Borrione, D.	235	Dufaza, C.....	69, 616
Bozorgui-Nesbat, S.	494	Dutt, N.D.....	7, 288
Bradley, W.	622	Eben Aimine, Y.....	573
Bruls, E.M.J.G.....	353	Eisenbiegler, D.	427
Cabestany, J.	610	Engels, M.....	542
Cabodi, G.	176	Ernst, R.	463
Camurati, P.	176	Essink, G.	126
Catthoor, F.....	293	Faura, J.	610
Cerny, E.....	12	Favalli, M.	445
Chakraborty, K.....	330	Fernández, F.V.....	395
Chao, L.F.	521	Figueras, J.....	597
Cheung, P.Y.K.....	501	Fishburn, J.P.....	244
Chiusano, S.....	422	Flottes, M.L.	158
Choi, H.....	526	Fradin, J.P.....	190
Claesen, L.	432	Gaitanis, N.	450
Clauß, C.	113	Galán, M.....	395
Cmar, R.....	208	García-Vargas, I.	395
Conesa, J.L.	218	Gauthron, C.....	29
Contensou, J.	573	Gavrilov, S.....	411

Gaydadjiev, G.N.	627	Kaal, V.	581
Geigenmüller, U.	256	Kagaris, D.	77
Ghosh, S.	368, 378	Kaminska, B.	348
Ghoshal, U.	252	Karam, J-M.	108
Gibson, I.	532	Karthikeyan, M.R.	615
Gielen, G.	56	Kaspar, M.	293
Girodias, P.	12	Keramat, M.	46
Gizopoulos, D.	450	Kerkhoff, H.G.	195, 581
Glebov, A.	411	Kielbasa, R.	46
Glesner, M.	108, 200	Kinoshita, K.	626
González-Torres, J.	614	Kishinevsky, M.	98
Goossens, G.	476	Kleine, U.	624
Govindarajan, S.	456	Kondratyev, A.	98
Grötter, T.	482	Kostarakis, P.	450
Grout, I.A.	573	Kowatari, S.	373
Gruita, G.	623	Krah, B.	610
Gu, X.	153	Kristof, A.	630
Gupta, R.K.	2	Kropf, T.	182
Hajj, I.N.	416	Kruiskamp, W.	56
Hartmann, J.	548	Kuchinski, K.	153
Hayes, J.P.	628	Kumar, A.	625
Hendricx, S.	432	Kumar, R.	427
Hengster, H.	548	Kunda, R.P.	494
Hernández, J.M.	614	Kundu, S.	252
Herrmann, D.	463	Kurdahi, F.J.	299
Herrmann, J.	619	Kurokawa, H.	90
Hertwig, A.	84	Kyung, C.M.	306
Hett, A.	168	Lang, M.	200
Higami, Y.	626	Laquai, B.	279
Hino, K.	90	Larsson, E.	153
Hirose, F.	373	Laudon, M.	119
Hofmann, K.	108	Lavagno, L.	98, 176
Horton, C.	610	Lee, E.K.F.	359
Hotz, G.	229	Leenaerts, D.	56
Hsiao, M.S.	22	Leijten, J.A.J.	611
Huang, C-T.	342	Lerch, P.	119
Huertas, J.L.	389	Leupers, R.	140
Hwang, S.H.	526	Levitt, M.E.	494
Ihs, H.	616	Li, Y.	134
Insenser, J.M.	610	Liem, C.	612
Iwama, K.	90	Lippens, P.E.R.	468
Jerraya, A.	612	Liu, L-C.E.	311
Jess, J.A.G.	611	López, J.C.	213
Jha, P.K.	288	Lu, G.N.	51
Jones, L.	411	Macek, S.	618
Juárez, E.	218	Macii, E.	514

Manhaeve, H.	266, 629	Prinetto, P.	37, 422, 560
Manich, S.	597	Quer, S.	176
Manolescu, A.	108	Quintana, J.M.	389
Marco, S.	108	Ravikumar, C.P.	625
Marwedel, P.	140	Rebaudengo, M.	37, 560
Mateos, P.A.	614	Reddy, S.M.	506, 554
Mathur, A.	2	Regtien, P.P.L.	353
Mazumder, P.	330	Renaud, P.	119
Melchior, S.	229	Rencz, M.	617
Merayo, L.A.	218	Renovell, M.	568
Metra, C.	445	Richardson, A.M.	573
Meyr, H.	482	Richter, H.	279
Mignotte, A.	621	Riesco, J.	218
Mikitjuk, V.G.	627	Rijnders, L.	542
Miranda, M.	293	Rodríguez-Vázquez, A.	395
Molitor, P.	229	Romanowicz, B.	119
Molla, L.	190	Rouzeyre, B.	158
Morán, J.	213	Röwekamp, T.	613
Moser, V.	119	Royo, A.	213
Nagai, H.	373	Rudnick, E.M.	22
Najm, F.N.	416	Rueda, A.	389
Nalbantis, D.	384	Ruf, J.	182
Nandy, S.K.	615	Rusakov, S.	411
Narayanan, S.	494	Sachdev, M.	271
Nicolaidis, M.	335	Salice, F.	440
Nicolau, A.	7	Samitier, J.	108
Nourani, M.	64	Sansen, W.	56
Novak, F.	618	Santo Zarnik, M.	618
Olbrich, T.	573	Santos, C.	218
Ozimek, I.	620	Sarrafzadeh, M.	590
Páhi, A.	617	Sawada, S.	90
Panda, P.R.	7	Saxena, V.	416
Papachristou, C.	64	Scarsi, R.	514
Paschalis, A.	450	Schäfer, H.	548
Patel, J.H.	22	Schaumont, P.	542
Paulin, P.	612	Schneider, C.	537
Pellandini, F.	119	Schoenen, R.	482
Peng, Z.	153	Scholl, C.	229
Peters, L.	613	Schwarz, P.	113
Peyran, O.	621	Sciuto, D.	440
Pires, R.	158	Sebe, N.	108
Pomeranz, I.	506, 554	Sechen, C.	311, 319
Poncino, M.	514	Sengupta, B.	146
Poppe, A.	617	Seong, K.S.	306
Portal, J.M.	603	Shi, K.	384
Prieto, J.A.	389	Shimogori, S.	373

Shoji, M.....	373	van Meerbergen, J.L.	468, 611
Smeets, M.L.G.	126	Vemuri, R.	456, 622
Sonza Reorda, M.....	37, 422, 560	Verhaegh, W.F.J.....	468
Sou, G.	51	Verlic, R.....	620
Srinivasan, R.	494	Vernalde, S.	208, 542
Stopjaková, V.....	266	Vijayan, G.....	411
Straka, B.....	629	Wahba, A.M.....	235
Surti, P.....	521	Walczowski, L.T.	384
Svajda, M.	629	Walker, P.....	368, 378
Székely, V.	617	Waller, W.A.J.	384
Tangelder, R.J.W.T.....	195	Walrath, J.....	622
Tasic, J.....	620	Werkmann, H.....	279
Thoen, F.....	476	Winkler, F.....	113
Timmer, A.H.....	611	Wolf, M.	624
Tragoudas, S.....	77	Wolf, W.	134
Tseng, H-P.	319	Wu, C-W.	342
Turgis, S.	603	Wunderlich, H-J.....	84
Tyagi, A.....	521	Wünsche, S.....	113
Ubar, R.....	560	Xu, M.	299
Ursu, A.....	623	Yakovlev, A.....	98
Vahid, F.	487	Yarmolik, V.N.....	627
van Bokhoven, W.....	56	Zaporojan, S.....	623
van de Goor, A.J.	627	Zorian, Y.....	69, 335
van der Meijs, N.P.	256	Zwemstra, T.....	353
Van Der Steen, J.....	476		

Networked CAD Systems

Session Chair: Giovanni De Micheli, Stanford University, Stanford, CA, USA

Panellists: David Ku, Escalade Inc.
Luca Benini, Stanford University, Stanford, CA, USA
David Lidsky, U.C. Berkeley, Berkeley, CA, USA

Computer-aided design (CAD) tools have become an essential part in the design flow of any complex electronic system. At the same time, the number of tools needed to implement complex systems is increasing and such tools are generally provided by several suppliers. Integration of CAD tools into unified frameworks prompts for an increasing effort in the creation of standard interfaces. The definition of standard formats for design descriptions such as VHDL and EDIF has been an important milestone in this direction. However, the user interfaces provided by different CAD vendors still lack in uniformity and compatibility.

Moreover design teams are often geographically dispersed, even though they may be working on different parts or facets of the same design. Design reuse of libraries, hard/soft macros, and embedded software may require access to resources that are also geographically dispersed. Fortunately, computer networks such as *intranets* and the *internet* provide pervasive reliable links among designers and design data, as well as an useful means of storing and classifying information. In addition, network browsers and helpers have simplified the access to remote and distributed information, by providing a uniform mechanism which is easy to learn.

The use of computer-aided design tools over intranets and the internet is raising a large interest because of research and business opportunities. Most corporations, where designs are performed at different sites, use intranets for data sharing and communication. Computationally demanding tasks can be performed on high-performance servers remotely connected to the designers by intranet links. Nevertheless, CAD tools are still developed and marketed to be used in specific locations, and the use of intranets to improve upon the design cycle is left to the needs and the ingenuity of the designers.

We expect to see distributed CAD environments for intranets on the market soon. Such environments will make transparent to the designer the location of tools, libraries and design data. This will increase designers' productivity by providing them with uniform access to resources as well as faster response time on computationally-expensive tasks because of load balancing across the network.

The next challenge is to develop distributed CAD environments over the internet. The *world-wide web* (WWW) provides a link to virtually all users of scientific computing and WWW browsers provide *de facto* standard user interfaces. Whereas the WWW has been mainly used until now for information retrieval, a large potential lays in its use for distributed information processing and in leveraging network programming tools.

CAD programs and environments on the WWW can be developed for scientific and/or commercial reasons. The WWW is an ideal means for dissemination of information. Thus, CAD tools developed in academia may be interfaced to the WWW for the purpose of supporting remote access and demonstrations, and providing world-wide exposure. Collaborative research programs at different institutions can use the WWW as a way of interfacing CAD tools. In this perspective, the WWW may play a role similar to the original role of ARPANET.

The commercial opportunities for distributed CAD services are promising as well. New tool usage paradigms may emerge. Designers could temporarily connect to a tool provider, perform a specific task and be billed on a usage-time basis. Design flows may incorporate the use of remotely-located tools, with different costs and objectives, and customizable according to the design goals. CAD vendors may offer free, or limited-cost, tool usage to advertise their products.

There are clearly many ways of envisioning the development of networked CAD systems on intranets and on the internet. Difficulties may arise due to several factors, including data consistency, network loads, limited bandwidth and response delays. Design of electronic products using the internet must address security problem related to design and technology data. Despite these difficulties, the rapid growth of network-based products and the potential payoffs of networked CAD make this field an exciting area of research.

Multichip Packages for Consumer Applications

Session Chair: Math Muris, Philips Research/ED&T, The Netherlands

Panellists: Herman Casier, Alcatel Mietec, Brussels, Belgium
Urs Fawer, Philips Semiconductors, Zurich, Switzerland
Wolfgang Radlik, Siemens Research, Munich, Germany
Claudio Truzzi, IMEC, Leuven, Belgium

Application of Multichip Packages is becoming more and more interesting for small-sized, light-weight, cost-sensitive portable consumer equipment. After hearing our panellists on marketing, design, testing, substrates, packages, ppm budgets and KGD issues related to MCPs for consumer applications, we like you to join us in a discussion on the pros and cons of this technology.

Since the dark ages of mainframe computers, Multichip Modules have been used for achieving performance targets which couldn't be met with existing Printed Circuit Board technologies. The high costs for design, manufacturing and test of these Multichip Modules were acceptable for professional applications.

Our bright current age, full of portable multimedia consumer applications, also cries out for Multichip Modules, but now the driving forces are small-sizes, light-weight, low power, combination of technologies, time-to-market and low costs.

Our panelists will introduce you to the issues involved with design, technology, manufacturing and test of Multichip Packages for consumer applications.

Wolfgang Radlik will give an overview of the current status of substrates and packages for MCPs, with a focus on consumer applications.

Urs Fawer will present MCM-specific design issues concentrating around availability and infrastructure, its impact on the early stages of design and what strategies are being applied in the US and in Europe to address these issues.

Math Moors will summarize test strategies for obtaining KGDs and MCPs based on underlying requirements for quality and reliability, geared towards cost sensitive consumer products.

Herman Casier will concentrate on design experiences (constraints from sub-contractor/customer, lead time, "design-flow"), examples and ad-hoc solutions.

Urs Fawer will take the position that MCPs will only provide a temporary solution, because high volume demands will always lead to a dedicated IC technology, resulting in a single die solution.

Following these introductions, the audience is invited to discuss with the panel the pros and cons of this MCP technology.

Deep Submicron CAD

Session Chair: Ralph Otten, Delft University of Technology, Delft, The Netherlands

Panellists: Keith Baker, Philips Research, Eindhoven, The Netherlands
Raul Camposano, Synopsys Inc., Mountain View, CA USA
Antun Domic, Cadence Design Systems Inc., San Jose, CA, USA
Patrick Groeneveld, Compass Design Automation, San Jose, CA, USA

As microstrip features scale into regimes of close to or below a tenth of a micron new metrics obtain importance beside the traditional area, time and power objectives.

A decade of analysis has shown the increasing effect that interconnect is going to have, as VLSI systems are effectively transformed into microwave circuits of unprecedented complexity. Not only delay requires a totally new approach, future design systems have to be able to prevent detriments caused by crosstalk and resistive voltage drop in an essentially three-dimensional configuration.

The return on investment of the new technologies will be very disappointing when these effects can only be controlled by large safety margins.

This implies that noise immunity is going to be one of the new metrics to enter the field and will extort compromises with timing and area demands.

Also, whatever the solutions are going to be, how will they affect the robustness of layout, and finally, how do we find out efficiently whether the circuit should pass the test stages.

It is clear to everybody that the interplay of different stages in design is going to become more intensive, even so that no longer layout design, logic synthesis and higher levels of synthesis can be treated sequentially or even iteratively. A complete integration into what already has been coined the design planning approach will be mandatory.

The questions that are going to be tackled in this session are:

- How are the new metrics going to be incorporated into the tools for designing these so-called deep-submicron circuits?
- How is one to retain the relative design comfort of the digital abstraction?
- What are the test methodologies going to be like for this new generation of VLSI circuits?
- How are the upto now separate design stages to be integrated in the design plan?
- Will vendors be capable to develop the right tools far from where technology is being developed, or is this going to be the exclusive terrain of corporate CAD?
- And is university research going to have a place in it after it had such a significant contribution to the development of analysis for three-dimensional deep submicron structures?

Session Index

Session A1: System Analysis Techniques and Applications
Session B1: Sequential ATPG
Session C1: Design and Design Methodology for Analog Circuits
Session D1: User Forum - FPGA's and Dynamic Reconfiguration
Session A2: Panel P1 - How to Introduce Advanced Design Technology in Qualified Industrial Design Flows?
Session B2: Advances in Built-In Self-Test
Session C2: Synthesis of Controllers
Session D2: Microsystems Design I
Session A3: Software Generation for Embedded Processors
Session B3: Register Transfer Level Test Synthesis
Session C3: BDD's and Formal Verification
Session D3: Microsystems Design II
Session A4: Panel P3 - What Will Be the Right Test Methodology for the Year 2005?
Session B4: High Performance Architectures for Multimedia and Communication ASICs
Session C4: Decision Diagrams and Diagnosis
Session D4: Performance Modeling
Session A5: Hot Topic HT1 - Networked CAD Systems
Session B5: Progress in IDDQ Test Technology
Session C5: Architecture Exploration
Session D5: Layout Design
Session A6: Hot Topic HT2 - Deep Submicron CAD
Session B6: Testability Solutions for Regular Structures
Session C6: Data Converter Test Issues
Session D6: User Forum - Test Equipment and IDDQ
Session A7: Hot Topic HT3 - Multichip Packages for Consumer Applications
Session B7: Extensions and Acceleration of Discrete Event Simulation
Session C7: Analog Design and Layout Tools
Session D7: User Forum - Design Flows and Deep Submicron
Session A8: Embedded Tutorial
Session B8: Power Modeling and Estimation
Session C8: Formal Methods in Synthesis and Verification
Session D8: User Forum - ASIC Designs and Design for Testability
Session A9: Panel P2 - Are There Conflicts of Interest in Intellectual Property Based Business?
Session B9: Concurrent Checking
Session C9: New Ideas in Scheduling
Session D9: User Forum - CAD Tools and Design Rules - From Circuits to Microsystems
Session A10: System Level Design Representation and Transformations
Session B10: Diagnosis and Test Generation
Session C10: Layout Synthesis for Low Power
Session D10: User Forum - Use of Macroblocks in FPGA Synthesis and Design Migration
Session A11: System Design Methodologies
Session B11: Testability at Different Abstraction Levels
Session C11: Hardware and Software Tools for Analog and Mixed-Signal Test
Session D11: Power Estimation and Modeling
Poster Session

Panel Session

How to Introduce Advanced Design Technology in Qualified Industrial Design Flows ?

Moderator

Patrick De Wilde, DIMES, The Netherlands

Participants

Philippe Reynaert, Mentor Graphics, Belgium

Patrick Pype, CoWare, USA

Rajeev Jain, UCLA, USA

Patrick Odent, Philips, Belgium

Pierre Paulin, ST, France

Kari-Pekka Estola, Nokia, Finland

Henri Cloetens, Philips, Belgium

Time-to-market is a prominent part of most EDA vendor's (and researcher's) sales literature. Although all EDA users say that it is high on their priority list, they seldomly stroke a check on its behalf. One of the reasons is that the benefit of EDA innovation and new methodologies is hard to measure in terms of credible dollar values. Although soft decisions may play a role in the decision process, they don't earn a spot in the spreadsheets. During their decision process, EDA users evaluate more whether a new acquisition fits in their current approach rather than what possible pay-off a new methodology can bring. This leads to the typical process of benchmarking , reference checking, evaluation on different platforms etc. Nevertheless, the importance of methodology cannot be overstated. A methodology that lowers cost, leverages design flow and employs leading edge technology conveys a real competitive advantage. The problem is that it is too hard to quantify, too vague to spend money on and too simple to guide decisions. This panel wants to confront the opinion of researchers, vendors and users on this topic.

Panel Session

Are There Conflicts of Interest in IP Based Business?

Moderator

Marco Cecchini, OMI, CEC

Participants

Julio Gorla, Italtel, Italy

Mike Muller, ARM, UK

Rudi Lannoo, Alcatel-Mietec, Belgium

Andreas Wild, Motorola, USA

Oz Levia, Cadence, USA

Brian Barrera, Mentor Graphics, USA

The shift in chip design methodology towards the re-use of virtual components that can contain complex Intellectual Property (IP) requires a cooperation between EDA, semiconductor, systems and (fabless) IP-vendors. This implies a new business model that has to reconcile the, sometimes conflicting, goals of all these players. Semiconductor vendors prefer to lock-in designers to their proprietary processing technology by means of sophisticated libraries. Fabless IP-vendors prefer to license their technology to as many foundries as possible. Systems houses would like to plug and play with IP-components from various sources and make use of a customised design environment that combines the best of breed design tools. Finally, the EDA vendors are making their design environment as attractive as possible by providing as much as possible access to a wide variety of IP components. Moreover it is not always clear how the responsibilities in the design process are shared by all these partners. In case of design failure, is it because of the wrong model of the IP-component, because of the inconsistency between specification and implementation, because of incomplete documentation, because of wrong assumptions made in the design environment. Will standardisation such as the Virtual Socket Interface be the solution to all problems? This panel will discuss the point of view of all the above players in the IP-business.

Panel Session

What Will Be the Right Test Methodology for the Year 2005?

Moderator

Keith Baker, Philips, The Netherlands

Participants

Birger Schneider, Microlex, Denmark

Piet De Pauw, Alcatel-Mietec, Belgium

Tom Williams, IBM, USA

Bob Grubel, TI, USA

Steven Athan, Univ. Florida, USA

Each year the complexity of VLSI systems increases and test development consumes a major portion of the development cycle. The goal of this panel is to discuss the roads that will get test methods into the future. Questions that have to be answered are : what will be the key problems when evolving towards deep-submicron testing , what will be the impact of high level design and synthesis techniques on test issues, how will we cope with systems on silicon combining hardware/software and digital/analog, how will a system test strategy cope with the combination of heterogeneous test approaches (such as Iddq, Bist, Scan) for the different components on a single chip, how can the quality of the test process be improved for devices of more than hundred million transistors. The result of this panel should help the universities and research institutes to identify what will be the requirements of leading (and bleeding) edge industrial applications for the year 2000.