




Matrix-Multiply FSMD



Matrix Storage



$A(i,k) \times B(k,j)$





Counter:

i	j	k
---	---	---

Matrix-Multiply Controller





Matrix-Multiply Structure

```
ENTITY MatrixMult IS
```

```
  PORT (
```

```
    Clk :    in std_logic;
    Start : in std_logic;
    Din :    in INTEGER;
    Done :   out std_logic;
    Dout :   out INTEGER
```

```
  );
```

```
END MatrixMult;
```

```
ARCHITECTURE MatrixMult_struct OF
MatrixMult IS
```

```
  COMPONENT Multiplier IS
```

```
  ...
```

```
  COMPONENT Adder IS
```

```
  ...
```

```
  COMPONENT Counter IS
```

```
  ...
```

```
  COMPONENT Comparator IS
```

```
  ...
```

```
  COMPONENT Reg is
```

```
  ...
```

```
  COMPONENT RegFile IS
```

```
  ...
```

```
  COMPONENT Controller IS
```

```
  ...
```

```
END COMPONENT;
```

```
SIGNAL Cnt_Inc, Cnt_Rst, Sum_Ld, Sum_Rst:std_logic;
```


```
SIGNAL A_Ld, A_Rst, B_Ld, B_Rst:std_logic;
```

```
SIGNAL mult_out: INTEGER;
```

```
SIGNAL adder_out, : INTEGER;
```

```
SIGNAL i_s, j_s, k_s: std_logic_vector(2 downto 0);
```

```
...
```



```
BEGIN
```

```
  Sum: Reg PORT MAP ( ..... );
```

```
  A: Reg PORT MAP ( ..... );
```

```
  B: Reg PORT MAP ( ..... );
```

```
  P: Reg PORT MAP ( ..... );
```

```
  Controller_1: Controller PORT MAP ( ..... );
```

```
  RFA: RegFile PORT MAP ( ..... );
```

```
  RFB: RegFile PORT MAP ( ..... );
```

```
  RFC: RegFile PORT MAP ( ..... );
```

```
  Counter_1: Counter PORT MAP ( ..... );
```

```
  Comparator_1: Comparator PORT MAP ( ..... );
```

```
  Mult_1: Multiplier PORT MAP ( ..... );
```

```
  Adder_1: Adder PORT MAP ( ..... );
```

```
END MatrixMult_struct;
```