design.h

Go to the documentation of this file.

#ifndef DESGIN_H_INCLUDED_
#define DESGIN_H_INCLUDED_

#include "rose.h"
#include "mapping_info.h"
#include <vector>
#include <iostream>
#include <map>
#include <set>
#include <utility>

#include "boost/graph/adjacency_list.hpp"
#include "boost/graph/graphviz.hpp"
#include "boost/algorithm/string.hpp"


#define PSG_MODE risc::get_design()->psg_mode

namespace risc {

class Thread;
class Event;
class Function;
class HierarchicalChannel;
class HierarchicalChannelInstance;
class Instance;
class InstanceTree;
class Interface;
class Module;
class PathInstanceMapper;
class PrimitiveChannel;
class PrimitiveChannelInstance;
class Variable;
class ModuleInstance;
class Socket;
typedef std::vector<Event*> EventVector;
typedef std::vector<Function*> FunctionVector;
typedef std::vector<HierarchicalChannel*> HierarchicalChannelVector;
typedef std::vector<HierarchicalChannelInstance*> HierarchicalChannelInstanceVector;
typedef std::vector<Instance*> InstanceVector;
typedef std::vector<Interface*> InterfaceVector;
typedef std::vector<Module*> ModuleVector;
typedef std::vector<ModuleInstance*> ModuleInstanceVector;
typedef std::vector<PrimitiveChannel*> PrimitiveChannelVector;
typedef std::vector<PrimitiveChannelInstance*> PrimitiveChannelInstanceVector;
typedef std::vector<Variable*> VariableVector;
//typedef boost::adjacency_list<boost::listS,
//      boost::listS, boost::bidirectionalS, Port_mapping_node, Port_mapping_edge > Graph;
//typedef boost::graph_traits<Graph>::vertex_descriptor VertexDescriptor;



class Design {

public:

  explicit Design(int argc, char* argv[],
      std::vector<std::string> psg_file_names = std::vector<std::string>(0),
      bool is_psg_mode = false,
      bool PrintFrontendArgs = false);
  ~Design();

//  typedef boost::adjacency_list<boost::listS,
  //    boost::listS, boost::bidirectionalS, Port_mapping_node > Graph;

//  typedef boost::graph_traits<Graph>::vertex_descriptor VertexDescriptor;
  
  void initialize_port_mapping();
  void initialize_interfaces();
  void initialize_definitions();
  void initialize_top_modules();
  void initialize_global_functions();
  void initialize_global_variables();
  void initialize_path_instance_mapper();

  /*
   * Functions to print design properties
   */
  void print_all_class_definitions();
  void print_all_global_functions();
  void print_design();

  /*
   * Interface for the instance tree
   */
  InstanceTree get_root();

  /*
   * Containers for the different design elements
   */
  ModuleVector module_definitions_;
  InstanceVector top_modules_;
  PrimitiveChannelVector primitive_channel_;
  HierarchicalChannelVector hierarchical_channel_;
  InterfaceVector interfaces_;

  /*
   * global and sc_main related design stuff
   */
  VariableVector global_variables_;
  FunctionVector global_functions_;

  /*
   * Functions to search in design
   */
  Module *find_module_definition(SgClassDefinition* cd);
  PrimitiveChannel* find_prim_channel_definition(SgClassDefinition* cd);
  HierarchicalChannel* find_channel_definition(SgClassDefinition* cd);
  Interface *find_interface(SgClassDefinition* cd);

  Variable* find_global_variable(SgVariableDefinition* var_def);

  /*
   * Rose specific elements
   */
  SgProject *project_;

  /*
   * misc
   */
  int old_argc_;
  char **old_argv_;

  std::vector<std::string> input_files_;
  std::vector<std::string> psg_file_names_;
  PathInstanceMapper *path_instance_mapper_;

  MappingInfo mapping_info_;

  void reset_instance_counter();

  std::string dynamic_analysis_filename_;

  std::string instrumentor_output_filename_;

  bool perform_static_analysis();

  void add_module_to_definition_list(SgClassDefinition *class_def);

  void add_hierarchical_channel_to_defintion_list(SgClassDefinition *class_def);

  std::string get_design_file_name();

  void store_port_mapping(std::string);
  
  void load_port_mapping(std::string);
  
  //TLM 2.0
  Socket* find_socket(SgVariableDefinition*);
  
  //TLM 2.0
  ModuleInstance* find_module_instance(SgVariableDefinition*);
  
  bool is_analyzable();
  
  bool psg_mode;
  int psg_count;
  std::vector<int> psg_seg_count;

  std::vector<Thread*> loaded_threads; 
  std::vector<Thread*> simulation_threads;
  ModuleInstanceVector loaded_module_instances;
  
  //risc::Graph port_mapping_graph;
    
  class SegNode {
  public:
    std::string label;
  };

  class SegEdge {
      
  };

  typedef boost::adjacency_list<boost::vecS, boost::vecS, boost::directedS,
        SegNode, SegEdge> graph_t;
  graph_t port_mapping_graph;
  typedef boost::adjacency_list<>::vertex_descriptor VertexDescriptor;
  class label_writer {
  public:
    label_writer(graph_t graph) : g(graph) {}
    template <class VertexOrEdge>
    void operator()(std::ostream& out, const VertexOrEdge& v) const {
      out << "[label=\"" << g[v].label << "\"]";
    }
  private:
    graph_t g;
  };
  
  void draw_port_mapping();    
  
private:

  Design(const Design &d);
};

class GlobalDesign {
public:
  static Design *design_static;
};
Design* get_design();
SgProject* get_project();

}; // end namespace risc

#endif /* DESGIN_H_INCLUDED_ */

/* ex: set softtabstop=2 tabstop=2 shiftwidth=2 expandtab: */