Bibliography

[AB91] T. Amon and G. Borriello. "Sizing Synchronization Queues: A Case Study in Higher Level Synthesis,". In *Proceedings of the Design Automation Conference*, 1991.

[Ake91] J. Akella. *Input/Output Performance Modeling and Interface Synthesis in Concurrently Communicating Systems.* PhD thesis, Carnegie Mellon Unversity., November 1991.

[AM91] J. Akella and K. McMillan. "Synthesizing Converters between Finite State Protocols,". In *Proceedings of the International Conference on Computer Design*, 1991.

[AS83] G.R. Andrews and F. Schneider. "Concepts and Notations for Concurrent Programming,". *ACM Computing Surveys*, 15(1):3–44, March 1983.

[ASU88] A. Aho, R. Sethi, and J.D. Ullman. *Compilers Principles, Techniques, and Tools.* Addison Wesley, 1988.

[Aul91] R.J. Auletta. "CSP Specified Digital Repeater and Translation to Synchronous Logic,". Technical Report , Dept. ECE, George Mason University, 1991.

[AWC90] A. Arsenault, J.J. Wong, and M. Cohen. "VHDL Transition from System to Detailed Design,". In *VHDL Users' Group*, April 1990.

[Bar81] M.R. Barbacci. "Instruction Set Processor Specifications (ISPS) : The Notation and Its Applications,". In *IEEE Transactions on Computers*, January, 1981.

[BCD+88] R.K. Brayton, R. Camposano, G. DeMicheli, R.H. Otten, and J.T.J. van Eijndhoven. "The Yorktown Silicon Compiler System,". in D.D. Gajski, Editor, *Silicon Compilation*, Addison-Wesley, 1988.

[BE89] O.A. Buset and M.I. Elmasry. "ACE: A Hierarchical Graphical Interface for Architectural Synthesis,". In *Proceedings of the Design Automation Conference*, pages 537–542, 1989.

[Ber91] G. Berry. "A Hardware Implementation of Pure Estsrel,". Digital Equipment Paris Research Laboratory, July, 1991.

[BHS91] F. Belina, D. Hogrefe, and A. Sarma. *SDL with Applications from Protocol Specifications*. Prentice Hall, 1991.

[BK87] G. Borriello and R.H. Katz. "Synthesis and Optimization of Interface Transducer Logic,". In *Proceedings of the International Conference on Computer-Aided Design*, 1987.

[BM89] M. Balakrishnan and P. Marwedel. " Integrated Scheduling and Binding : A Synthesis Approach for Design Space Exploration,". In *Proceedings of the Design Automation Conference*, 1989.

[Boo91] G. Booch. *Object oriented design with applications*. Benjamin/Cummings Pub. Co., Redwood city, California, 1991.

[Bor88] G. Borriello. *A New Interface Specification Methodology and its Applications to Transducer Synthesis*. PhD thesis, University of California, Berkeley, May 1988.

[Bor91] G. Borriello. "Specification and Synthesis of Interface Logic,". in R. Camposano and W. Wolf, Editors, *High-Level VLSI Synthesis*, Kluwer Academic Publishers, Boston, 1991.

[BRSVW87] R.K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A.R. Wang. "MIS: A Multiple-Level Logic Optimization System,". *IEEE Transactions on Computer-Aided Design*, 6(6):1062–1080, November 1987.

[CB87] R. Camposano and R.K. Brayton. "Partitioning Before Logic Synthesis,". In *Proceedings of the International Conference on Computer-Aided Design*, 1987.

[CG93] V. Chaiyakul and D.D. Gajski. "High-level Transformations for Minimizing Syntactic Variances,". In *Proceedings of the Design Automation Conference*, 1993.

[Che77] P. S. Chen. *The Entity-Relationship Approach to Logical Data Base Design*. Q.E.D. Information Sciences, Wellesley, Mass., 1977.

[CLR89] T.H. Cormen, C.E. Leiserson, and R.L. Rivest. *Introduction to Algorithms*. MIT Press, Cambridge, MA, 1989.

[CPTR89] C.M. Chu, M. Potkonjak, M. Thaler, and J. Rabaey. "HYPER: An Interactive Synthesis Environment for High Performance Real Time Applications,". In *Proceedings of the International Conference on Computer Design*, pages 432–435, 1989.

[CR89] R. Camposano and W. Rosenstiel. "Synthesizing Circuits from Behavioral Descriptions,". *IEEE Transactions on Computer-Aided Design*, 8(2):171–180, February 1989.

[CS86] C.Tseng and D.P. Siewiorek. "Automated Synthesis of Datapaths in Digital Systems,". *IEEE Transactions on Computer-Aided Design*, pages 379–395, July 1986.

[CST91] R. Camposano, L.F. Saunders, and R.M. Tabet. "High-Level Synthesis from VHDL,". In *IEEE Design & Test of Computers*, 1991.

[CT89] R. Camposano and R.M. Tabet. "Design Representation for the Synthesis of Behavioral VHDL Models,". In *Proceedings of the International Symposium on Computer Hardware Description Languages and their Applications*, 1989.

[CT90] R. Cloutier and D.E. Thomas. "The Combination of Scheduling, Allocation and Mapping in a Single Algorithm,". In *Proceedings of the Design Automation Conference*, June 1990.

[CvE87] R. Camposano and J.T. van Eijndhoven. "Partitioning a Design in Structural Synthesis,". In *Proceedings of the International Conference on Computer Design*, 1987.

[Dav83] W. S. Davis. *Tools and Techniques for Structured Systems Analysis and Design.* Addison-Wesley, Reading, Mass., 1983.

[DCH91] N. Dutt, J. Cho, and T. Hadley. "A User Interface for VHDL Behavioral Modeling,". In *Proceedings of the International Symposium on Computer Hardware Description Languages and their Applications*, 1991.

[DeM79] T. DeMarco. *Structured analysis and system specification.* Yourdon Press, New York, 1979.

[DH89] D. Drusinsky and D. Harel. "Using Statecharts for Hardware Description and Synthesis,". In *IEEE Transactions on Computer-Aided Design*, 1989.

[DK88] G. DeMicheli and D.C. Ku. "HERCULES - A System for High-Level Synthesis,". In *Proceedings of the Design Automation Conference*, 1988.

[DMNSV88] S. Devadas, H.K.T. Ma, A.R. Newton, and A. Sangiovanni-Vincentelli. "MUSTANG: State Assignment of Finite State Machines Targeting Multilevel Logic Implementations,". *IEEE Transactions on Computer-Aided Design*, 7(12):1290–1299, 1988.

[DSVA87] G. DeMicheli, A. Sangiovanni-Vincentelli, and P. Antognetti. *Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation.* Martinus Nijhoff Publishers, 1987.

[EHB94] R. Ernst, J. Henkel, and T. Benner. "Hardware-Software Cosynthesis for Microcontrollers,". In *IEEE Design & Test of Computers*, pages 64–75, December 1994.

[EST78] D.P. Siewiorek E.A. Snow and D.E. Thomas. "A Technology-Relative Computer-Aided Design System: Abstract Representation, Transformations and Design Tradeoffs,". In *Proceedings of the Design Automation Conference*, 1978.

[FKCD93] D. Filo, D. Ku, C.N. Coelho, and G. DeMicheli. "Interface Optimization for Concurrent Systems under Timing Constraints,". In *IEEE Transactions on Very Large Scale Integration Systems*, pages 268–281, September 1993.

[FM82] C.M. Fiduccia and R.M. Mattheyses. "A Linear-Time Heuristic for Improving Network Partitions,". In *Proceedings of the Design Automation Conference*, 1982.

[Gaj91] D.D. Gajski. "Essential Issues and Possible Solutions in High-Level Synthesis,". in R. Camposano and W. Wolf, Editors, *High-Level VLSI Synthesis*, Kluwer Academic Publishers, Boston, 1991.

[GD90] R. Gupta and G. DeMicheli. "Partitioning of Functional Models of Synchronous Digital Systems,". In *Proceedings of the International Conference on Computer-Aided Design*, pages 216–219, 1990.

[GD92a] R. Gupta and G. DeMicheli. "System Synthesis via Hardware-Software Co-design,". Technical Report CSL-TR-92-548, October 1992.

[GD92b] R.K. Gupta and G. DeMicheli. "System-level Synthesis using Re-programmable Components,". In *Proceedings of the European Conference on Design Automation (EDAC)*, pages 2–7, 1992.

[GD93] R. Gupta and G. DeMicheli. "Hardware-Software Cosynthesis for Digital Systems,". In *IEEE Design & Test of Computers*, pages 29–41, October 1993.

[GDWL91] D.D. Gajski, N.D. Dutt, C.H. Wu, and Y.L. Lin. *High-Level Synthesis: Introduction to Chip and System Design*. Kluwer Academic Publishers, 1991.

[Geb92a] C.H. Gebotys. "Optimal Scheduling and Allocation of Embedded VLSI Chips,". In *Proceedings of the Design Automation Conference*, pages 116–119, 1992.

[Geb92b] C.H. Gebotys. "Optimal Synthesis of Multichip Architectures,". In *Proceedings of the International Conference on Computer-Aided Design*, pages 238–241, 1992.

[GGNar] J. Gong, D.D. Gajski, and S. Narayan. "Software Estimation from Executable Specifications,". In *Journal of Computer and Software Engineering*, to appear.

[GGVN93] D.D. Gajski, J. Gong, F. Vahid, and S. Narayan. "The SpecSyn Design Process and Human Interface,". UC Irvine, Dept. of ICS, Technical Report 93-3,1993.

[Gif78] W. Giffin. *Queueing: basic theory and applications*. Grid Inc., Columbus, Ohio, 1978.

[GJ79] M.R. Garey and D.S. Johnson. *Computers and Intractability: A Guide to the Theory of NP-Completeness*. Freeman, San Francisco, CA, 1979.

[GSV89] A. Gutierrez, P. Sanchez, and E. Villar. "VHDL High-Level Silicon Compilation: Synthesis methodology and teaching experience,". In *Proceedings of the Third Eurochip workshop on VLSI Design training, 1992*, 1989.

[GVN93] D.D. Gajski, F. Vahid, and S. Narayan. "SpecCharts: A VHDL Front-End for Embedded Systems,". UC Irvine, Dept. of ICS, Technical Report 93-31,1993.

[GVN94] D.D. Gajski, F. Vahid, and S. Narayan. "A System-Design Methodology: Executable-Specification Refinement,". In *Proceedings of the European Conference on Design Automation (EDAC)*, 1994.

[Hal93] Nicolas Halbwachs. *Synchronous Programming of Reactive Systems*. Kluwer Academic Publishers, 1993.

[Har87] D. Harel. "Statecharts : A Visual Formalism for Complex Systems,". *Science of Computer Programming 8*, 1987.

[HAWW88] F.T. Hady, J.H. Aylor, R.D. Williams, and R. Waxman. "Uninterpreted Modeling Using the VHSIC Hardware Description Language (VHDL),". In *Proceedings of the In-*

ternational Conference on Computer-Aided Design, pages 172–175, 1988.

[HB85] K. Hwang and F. Briggs. *Computer Architecture and Parallel Processing.* McGraw-Hill Book Company, 1985.

[HG91] T. Hadley and D.D. Gajski. "A Decision Support Environment for Behavioral Synthesis,". UC Irvine, Dept. of ICS, Technical Report 91-17,1991.

[Hil85] P. Hilfinger. *A High-Level Language and Silicon Compiler for Digital Signal Processing.* Proceedings of the Custom Integrated Circuits Conference, 1985.

[HLN+88] D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, and A. Shtul-Trauring. "STATEMATE : A Working Environment for the Development of Complex Reactive Systems,". In *Proceedings of the International Conference on Software Engineering*, 1988.

[Hoa78] C.A.R. Hoare. "Communicating Sequential Processes,". *Communications of the ACM*, 21(8):666–677, 1978.

[Hoa85] C.A.R. Hoare. *Communicating Sequential Processes.* Prentice-Hall International, Englewood Cliffs, N.J., 1985.

[HP90] J.L. Hennessy and D.A. Patterson. *Computer Architecture A Quatitative Approach.* Morgan Kaufmann Publishers Inc., San Mateo, CA, 1990.

[HR92] P. Hilfinger and J. Rabey. *Anatomy of a Silicon Compiler.* Kluwer Academy Publishers, 1992.

[HRSV86] M.D. Hung, F. Romeo, and A. Sangiovanni-Vincentelli. "An Efficient General Cooling Schedule for Simulated Annealing,". In *Proceedings of the International Conference on Computer-Aided Design*, pages 381–384, 1986.

[HS71] A. Hashimoto and J. Stevens. "Wire Routing by Optimizing Channel Assignments within Large Apertures,". In *Proceedings of the Design Automation Conference*, 1971.

[HT93] J.W. Hagerman and D.E. Thomas. “Process Transformation for System Level Synthesis,”. Technical Report CMUCAD-93-08, 1993.

[IEE88] IEEE Inc., N.Y. *IEEE Standard VHDL Language Reference Manual*, 1988.

[IOJ94] T.B. Ismail, K O'Brien, and A.A. Jerraya. “Interactive System-Level Partitioning with Partif,”. In *Proceedings of the European Conference on Design Automation (EDAC)*, 1994.

[JMP88] R. Jain, M. Mlinar, and A. Parker. “Area-Time Model for Synthesis of Non-Pipelined Designs,”. In *Proceedings of the International Conference on Computer-Aided Design*, 1988.

[Joh67] S.C. Johnson. “Hierarchical Clustering Schemes,”. *Psychometrika*, pages 241–254, September 1967.

[JPA91] A. Jerraya, P. Paulin, and D. Agnew. “Facilities for Controllers Modeling and Synthesis in VHDL,”. In *VHDL Users' Group*, April 1991.

[KC91] Y.C. Kirkpatrick and C.K. Cheng. “Ratio Cut Partitioning for Hierarchical Designs,”. *IEEE Transactions on Computer-Aided Design*, 10(7):911–921, 1991.

[KD88] D.C. Ku and G. DeMicheli. “HardwareC - A Language for Hardware Design,”. Stanford University, Technical Report CSL-TR-90-419, 1988.

[KD91] D. Ku and G. DeMicheli. “Synthesis of ASICs with Hercules and Hebe,”. in R. Camposano and W. Wolf, Editors, *High-Level VLSI Synthesis*, Kluwer Academic Publishers, Boston, 1991.

[KGRC93] F.J. Kurdahi, D.D. Gajski, C. Ramachandran, and V. Chaiyakul. “Linking Register-Transfer in Physical Levels of Design,”. In *IEICE Transactions on Information and Systems, Vol E76-D, No 9*, September 1993.

[KGV83] S. Kirkpatrick, C.D. Gelatt, and M. P. Vecchi. "Optimization by Simulated Annealing,". *Science*, 220(4598):671–680, 1983.

[KL70] B.W. Kernighan and S. Lin. "An Efficient Heuristic Procedure for Partitioning Graphs,". *Bell System Technical Journal*, February 1970.

[KL93] A. Kalavade and E.A. Lee. "A Hardware/Software Codesign Methodology for DSP Applications,". In *IEEE Design & Test of Computers*, 1993.

[KP87] F.J. Kurdahi and A.C. Parker. "REAL: A Program for Register Allocation,". In *Proceedings of the Design Automation Conference*, 1987.

[KR78] B. Kernighan and D. Ritchie. *The C Programming Language*. Prentice-Hall, Englewood Cliffs, NJ, 1978.

[Kri84] B. Krishnamurthy. "An Improved Min-Cut Algorithm for Partitioning VLSI Networks,". *IEEE Transactions on Computers*, May 1984.

[KVV93] N. Kumar, R. Vemuri, and R. Vemuri. "Partitioning for Multicomponent Synthesis from VHDL Specifications,". In *VHDL International Users' Forum*, pages 19–28, 1993.

[KWK85] S. Kung, H. Whitehouse, and T. Kailath. *VLSI and Modern Signal Processing*. Prentice-Hall, 1985.

[Lag89] E.D. Lagnese. *Architectural Partitioning for System Level Design of Integrated Circuits*. PhD thesis, Carnegie Mellon Unversity., March 1989.

[Laz84] E. D. Lazowska. *Quantitative System Performance: Computer System Analysis Using Queueing Network Models*. Prentice-Hall, Englewood Cliffs, N.J., 1984.

[Len90] T. Lengauer. *Combinatorial Algorithms for Integrated Circuit Layout*. John Wiley and Sons, England, 1990.

[LG88] J. Lis and D.D. Gajski. “Synthesis from VHDL,”. In *Proceedings of the International Conference on Computer Design*, 1988.

[LGP+91] D. Lanneer, G. Goossens, M. Pauwels, J. Van Meerbergen, and H. De Man. “An Object-Oriented Framework Supporting the Full High-Level Synthesis Trajectory,”. In *Proceedings of the International Symposium on Computer Hardware Description Languages and their Applications*, pages 281–300, 1991.

[LGR92] B. Lutter, W. Glunz, and F.J. Rammig. “Using VHDL for Simulation of SDL Specifications,”. In *Proceedings of the European Design Automation Conference (EuroDAC)*, pages 630–635, 1992.

[LHHR92] N. Leveson, M. Heimdahl, H. Hildreth, and J. Reese. “Requirements Specification for Process-Control Systems,”. UC Irvine, Dept. of ICS, Technical Report 92-106,1992.

[Lis92] J. Lis. *Behavioral Synthesis from VHDL Using Structured Modeling.* PhD thesis, University of California, Irvine, January 1992.

[LND+91] D. Lanneer, S. Note, F. Depuydt, M. Pauwels, F. Catthoor, G. Goosens, and H. De Man. “Architectural Synthesis for Medium and High Throughput Signal Processing with the new CATHEDRAL Environment,”. in R. Camposano and W. Wolf, Editors, *High-Level VLSI Synthesis*, Kluwer Academic Publishers, Boston, 1991.

[LT89] E.D. Lagnese and D.E. Thomas. “Architectural Partitioning for System Level Design,”. In *Proceedings of the Design Automation Conference*, 1989.

[LT91] E.D. Lagnese and D.E. Thomas. “Architectural Partitioning for System Level Synthesis of Integrated Circuits,”. *IEEE Transactions on Computer-Aided Design*, July 1991.

[MAP93] P. Moeschler, H.P. Amann, and F. Pellandini. “High-level Modeling using Extended Timing Diagrams,”. In *Proceed-*

ings of the European Design Automation Conference (EuroDAC)(to appear), 1993.

[Mar91] F. Maraninchi. "Argos: A Graphical Synchronous Language for the Description of Reactive Systems,". Report RT-C29, Unveriste Josesph Fourier, 1991.

[McF86] M.C. McFarland. "Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions,". In *Proceedings of the Design Automation Conference*, 1986.

[MK90] M.C. McFarland and T.J. Kowalski. "Incorporating Bottom-Up Design into Hardware Synthesis,". *IEEE Transactions on Computer-Aided Design*, September 1990.

[MW90] R. MacDonald and R. Waxman. "Operational Specification of the SINCGARS Radio in VHDL,". In *AFCEA-IEEE Tactical Communications Conference*, pages 1–17, 1990.

[Nes87] J.A. Nestor. *Specification and Synthesis of Digital System with Interfaces.* PhD thesis, Carnegie Mellon Unversity., April 1987.

[NG92a] S. Narayan and D.D. Gajski. "Area and Performance Estimation from System-Level Specifications,". UC Irvine, Dept. of ICS, Technical Report 92-16,1992.

[NG92b] S. Narayan and D.D. Gajski. "System Clock Estimation based on Clock Slack Minimization,". In *Proceedings of the European Design Automation Conference (EuroDAC)*, 1992.

[NG93] S. Narayan and D.D. Gajski. "Features Supporting System Specification in HDLs,". In *Proceedings of the European Design Automation Conference (EuroDAC)(to appear)*, 1993.

[NG94] S. Narayan and D.D. Gajski. "Synthesis of System-Level Bus Interfaces,". In *Proceedings of the European Conference on Design Automation (EDAC)*, 1994.

[NON91] Y. Nakamura, K. Oguri, and A. Nagoya. "Synthesis from Pure Behavioral Descriptions,". in R. Camposano and W. Wolf, Editors, *High-Level VLSI Synthesis*, Kluwer Academic Publishers, Boston, 1991.

[NT86] J. Nestor and D. Thomas. "Behavioral Synthesis with Interfaces,". In *Proceedings of the International Conference on Computer-Aided Design*, pages 112–115, 1986.

[NVG90] S. Narayan, F. Vahid, and D.D. Gajski. "Modeling with SpecCharts,". UC Irvine, Dept. of ICS, Technical Report 90-20,1990.

[NVG91a] S. Narayan, F. Vahid, and D.D. Gajski. "System Specification and Synthesis with the SpecCharts Language,". In *Proceedings of the International Conference on Computer-Aided Design*, 1991.

[NVG91b] S. Narayan, F. Vahid, and D.D. Gajski. "Translating System Specifications to VHDL,". In *Proceedings of the European Conference on Design Automation (EDAC)*, 1991.

[NVG92a] S. Narayan, F. Vahid, and D.D. Gajski. "Incorporating VHDL Signal/Wait Semantics into Synthesis,". UC Irvine, Dept. of ICS, Technical Report 92-32,1992.

[NVG92b] S. Narayan, F. Vahid, and D.D. Gajski. "System Specification with the SpecCharts Language,". In *IEEE Design & Test of Computers*, Dec. 1992.

[OG86] A. Orailoglu and D.D. Gajski. "Flow Graph Representation,". In *Proceedings of the Design Automation Conference*, 1986.

[OvG84] R. Otten and L. van Ginneken. "Floorplan Design using Simulated Annealing,". In *Proceedings of the International Conference on Computer-Aided Design*, pages 96–98, 1984.

[Pet81] J. L. Peterson. *Petri net theory and the modeling of systems.* Prentice-Hall, Englewood Cliffs, N.J., 1981.

[PF89] D. Pang and L. Ferrari. "Unified Approach to General IFIR Filter Design using the B-spline Function,". In *Proc. of Asilomar Conf. on Signals, Systems & Computers*, 1989.

[PK89a] P.G. Paulin and J.P. Knight. "Algorithms for High-Level Synthesis,". In *IEEE Design & Test of Computers*, Dec. 1989.

[PK89b] P.G. Paulin and J.P. Knight. "Force-Directed Scheduling for the Behavioral Synthesis of ASICs,". *IEEE Transactions on Computer-Aided Design*, June 1989.

[PKG86] P.G. Paulin, J.P. Knight, and E.F. Girzyc. "HAL : A Multi-Paradigm Approach to Datapath Synthesis,". In *Proceedings of the Design Automation Conference*, 1986.

[PP85] N. Park and A.C. Parker. "Synthesis of Optimal Clocking Schemes,". In *Proceedings of the Design Automation Conference*, 1985.

[PPM86] A.C. Parker, T. Pizzaro, and M. Mlinar. "MAHA : A Program for Datapath Synthesis,". In *Proceedings of the Design Automation Conference*, 1986.

[Rei92] W. Reisig. *A Primer in Petri Net Design*. Springer-Verlag, Berlin; New York, 1992.

[RG91a] L. Ramachandran and D.D. Gajski. "An Algorithm for Component Selection in Performance Optimized Scheduling,". In *Proceedings of the International Conference on Computer-Aided Design*, 1991.

[RG91b] E.A. Rundensteiner and D.D. Gajski. "A Design Data Base for Behavioral Synthesis,". In *Proceedings of the International Workshop on High-Level Synthesis*, 1991.

[RG93] L. Ramachandran and D.D. Gajski. "Architectural Tradeoffs in Synthesis of Pipelined Controls,". Proceedings of the European Design Automation Conference (EuroDAC), 1993.

[RSV85] F. Romeo and A. Sangiovanni-Vincentelli. "Probabilistic Hill Climbing Algorithms: Properties and Applications,". In *Proceedings of the 1985 Chapel Hill Conference on VLSI*, pages 393–417, 1985.

[RVNG92] L. Ramachandran, F. Vahid, S. Narayan, and D.D. Gajski. "Semantics and Synthesis of Signals in Behavioral VHDL,". In *Proceedings of the European Design Automation Conference (EuroDAC)*, 1992.

[SB92] J.S. Sun and R.W. Brodersen. "Design of System Interface Modules,". In *Proceedings of the International Conference on Computer-Aided Design*, pages 478–481, 1992.

[Sod90] Jag Sodhi. *Computer Systems Techniques: Development, Implementation and Software Maintenance.* TAB Professional and Reference Books, Blue Ridge Summit, PA, 1990.

[SP91] S.Prakash and A.C. Parker. "Synthesis of Application-Specific Multiprocessor Architectures,". In *Proceedings of the Design Automation Conference*, pages 8–13, 1991.

[SSB91] J.S. Sun, M.B. Srivastava, and R.W. Broderen. "SIERA : A CAD Environment for Real-Time Systems,". In *3rd Physical Design Workshop*, May 1991.

[SST90] E. Sternheim, R. Singh, and Y. Trivedi. *Hardware Modeling with Verilog HDL.* Automata Publishing Company, Cupertino, CA, 1990.

[Sut88] A. Sutcliffe. *Jackson system development.* Prentice-Hall, New York, 1988.

[TAS93] D.E. Thomas, J.K. Adams, and H. Schmit. "A Model and Methodology for Hardware/Software Codesign,". In *IEEE Design & Test of Computers*, pages 6–15, 1993.

[Teo90] T. J. Teorey. *Database modeling and design: the entity-relationship approach.* Morgan Kaufman Publishers, San Mateo, California, 1990.

[TLK90] T. Tikanen, T. Leppanen, and J. Kivela. "Structured Analysis and VHDL in Embedded ASIC Design and Verification,". In *Proceedings of the European Conference on Design Automation (EDAC)*, pages 107–111, 1990.

[TLW+90] D.E. Thomas, E.D. Langese, R.A. Walker, J.A. Nestor, J.V. Rajan, and R.L. Blackburn. *Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench.* Kluwer Academic Publishers, 1990.

[TM91] D.E. Thomas and P. Moorby. *The Verilog Hardware Description Language.* Kluwer Academic Publishers, 1991.

[Vah91] F. Vahid. "A Survey of Behavioral-Level Partitioning Systems,". UC Irvine, Dept. of ICS, Technical Report 91-71,1991.

[VG91] F. Vahid and D.D. Gajski. "Obtaining Functionally Equivalent Simulations Using VHDL and a Time-shift Transformation,". In *Proceedings of the International Conference on Computer-Aided Design*, 1991.

[VG92] F. Vahid and D.D. Gajski. "Specification Partitioning for System Design,". In *Proceedings of the Design Automation Conference*, 1992.

[VGG93] F. Vahid, J. Gong, and D.D. Gajski. "A Hardware-Software Partitioning Algorithm for Minimizing Hardware,". UC Irvine, Dept. of ICS, Technical Report 93-38,1993.

[VNG91] F. Vahid, S. Narayan, and D.D. Gajski. "SpecCharts: A Language for System Level Synthesis,". In *Proceedings of the International Symposium on Computer Hardware Description Languages and their Applications*, 1991.

[VNG92] F. Vahid, S. Narayan, and D.D. Gajski. "Constant-Time Cost Evaluation for Behavioral Partitioning,". UC Irvine, Dept. of ICS, Technical Report 92-29,1992.

[VTI88] *VDP100 1.5 Micron CMOS Datapath Cell Library*, 1988.

[WC91] R. Walker and R. Camposano. *A Survey of High-Level Synthesis Systems.* Kluwer Academic Publishers, 1991.

[WCG91a] C.H. Wu, V. Chaiyakul, and D.D. Gajski. "Layout-Area Models for High-Level Synthesis,". In *Proceedings of the International Conference on Computer-Aided Design*, 1991.

[WCG91b] C.H. Wu, V. Chaiyakul, and D.D. Gajski. "Layout-Area Models for High-Level Synthesis,". UC Irvine, Dept. of ICS, Technical Report 91-31,1991.

[WM85] P. T. Ward and S. J. Mellor. *Structured development for real-time systems.* Yourdon Press, New York, 1985.

[WT89] R.A. Walker and D.E. Thomas. "Behavioral Transformation for Algorithmic Level IC Design,". *IEEE Transactions on Computer-Aided Design*, October 1989.

[Xil89] Xilinx Corporation. *The Programmable Gate Array Data Book*, 1989.

[YC78] E. Yourdon and L. L. Constantine. *Structured design: fundamentals of a discipline of computer program and systems design.* Yourdon Press, New York, 1978.

[YEBH93] W. Ye, R. Ernst, T. Benner, and J. Henkel. "Fast Timing Analysis for Hardware-Software Co-Synthesis,". In *Proceedings of the International Conference on Computer Design*, pages 452–457, 1993.

[YH90] H.S. Yoo and A. Hsu. "Debbie: A Configurable User Interface for CAD Frameworks,". In *Proceedings of the International Conference on Computer Design*, pages 135–140, 1990.

[Zim88] G. Zimmerman. "A New Area and Shape Function Estimation Technique for VLSI Layouts,". In *Proceedings of the Design Automation Conference*, 1988.