

New Strategies for System-Level Design : Where to Go?

Daniel Gajski

Center for Embedded Computer Systems

University of California, Irvine

gajski@uci.edu




Overview

- **Introduction**
- **Issues**
- **Models**
- **Platforms**
- **Tools**
- **Benefits**
- **Conclusion**




Y-Chart




Processor behavioral model

Language C $\rightarrow$ CDFG $\rightarrow$ FSMD (FSM + DFG)



Processor structural model

(Component netlist: NISC technology)



Programmable
controller

Register
file


Controller
pipelining

Memory

Datapath
pipelining


Data
forwarding

Processor synthesis




System behavioral model

(Serial-parallel processes: UML + C/ SystemC)




System structure


(Netlist of system components: processors, memories, buses)



System Synthesis



Closing the System Gap




Real gap: behavior and structure (semantics and syntax)



Simulation Based Methodology

Ambiguous semantics of hardware/system level languages



Simulatable but not synthesizable or verifiable

In Search of a Solution

Algebra: < objects, operations>


$$a*(b+c) = a*b + a*c$$

Arithmetic algebra allows creation
of expressions and equivalences




Model Algebra

Model algebra: <objects, compositions>



Model algebra allows creation of models and model equivalences

Specify-Explore-Refine Methodology



How many models?

**Minimal set for any methodology
(3 is enough)**

- System specification model (application designers)
- Transaction-level model (system designers)
- Pin&Cycle accurate model (implementation designers)




Three Models (with Respect to OSI)

Pin / Cycle Accurate Model

Transaction Level Model


Specification Model



Source: G Schirner




System Specification




System Definition = (Partial) Platform + (Partial) Spec



Transaction-Level Model (TLM)



Pin/Cycle Accurate Model (P/CAM)



Source: D. Gajski et al.




How many components?

**Minimal set for any design
(4 is enough?)**


- Processing element (PE)
- Memory
- Transducer / Bridge
- Arbiter



General System Model



Transducer Model




Source: H. Cho



Processing Element: NISC technology

- Direct compilation of C to HW (fastest possible execution)
- Statically and dynamically reconfigurable (anytime, anywhere)
- Designed for manufacturability (solving timing closure)



Programmable
controller

Datapath

Multi-cycle
units


Pipelined
units

Controller
pipelining

Datapath
pipelining

Data
forwarding

General System Design Environment



How many tools?


Minimal set for any methodology

(2 is enough?)


- Front-End (for application developers)
 - Input: C, C++, Mathlab, UML, ...
 - Output: TLM
- Back-End (for SW/HW system designers)
 - Input : TLM
 - Output: Pin/Cycle accurate Verilog/VHDL



ES Environment



Benefit: Spec-to-Prototype in 1 Week




Does it work?

- **Intuitively it does**
 - Well defined models, rules, transformations, refinements
 - Worked in the past: layout, logic, RTL?
 - System level complexity simplified
- **Proof of concept demonstrated**
 - Embedded System Environment (ESE)
 - Automatic model generation
 - Model synthesis and verification
 - Universal IP technology (NISC)
 - Productivity gains greater than 1000
- **Benefits**
 - Large productivity gains
 - Easy design management
 - Easy derivatives
 - Shorter TTM



Design flow with NISC technology




Source: M. Reshadi

Keynote 2007

Copyright ©2007 Daniel D. Gajski



DCT with NISC technology




	Performance	Power saving	Energy saving	Area reduction
NMIPS vs. MIPS	1.25X	NA	NA	NA
CDCT3 vs. NMIPS	5.3X	2.1X	11.6X	2.5X
CDCT7 vs. NMIPS	10X	1.3X	12.8X	3X
CDCT7 vs. Manual	0.83X	1.3X	0	2.1X

Source: B. Gorjiara




Example: MP3 Decoder

- Functional block diagram (major blocks only)




- Timing constraints
 - 38 frames per second
 - Frame delay < 26.12ms

MP3 Player TLM (SW+4HW)



- MP3 encoder mapped to SW (MicroBlaze), filters and IMDCT to HW
- Mem1 (on OPB bus) for data, Mem2 (on LMB bus) for program
- Custom HWs on DoubleHdshk (DH) bus, with bridge to OPB


Manual Design Quality



- **Area**
 - % of FPGA slices and BRAMS
- **Performance**
 - Time to decode 1 frame of MP3 data




Design Quality with NISC components



- **Area**
 - NISC uses fewer FPGA slices and more BRAMs than manual HW
- **Performance**
 - NISC comparable to manual HW and much faster than SW



Manual Development Time




- **Model Development time**
 - Includes time for C, TLM and RTL Verilog coding and debugging

Source: S. Abdi



Development Time with ESE



- **ESE drastically cuts RTL and Board development time**
 - Models can be developed at Spec and TL
 - Synthesizable RTL models are generated automatically by ESE


Source: S. Abdi

Keynote 2007

Copyright ©2007 Daniel D. Gajski



Validation Time



- **Simulation time measured on 3.3 GHz processor**
- **Emulation time measured on board with Timer**


Source: S. Abdi

Keynote 2007

Copyright ©2007 Daniel D. Gajski



Validation Time with ESE



- **ESE cuts validation time from hours to seconds**
 - No need to verify RTL models
 - Designers can perform high speed validation at TLM and board

Conclusions

- **Extreme makeover is necessary for a new paradigm, where**
 - SW = HW = SOC = Embedded Systems
 - Simulation based flow is not acceptable
 - Design methodology is based on scientific principles
- **Model algebra is enabling technology for**
 - System design, modeling and simulation
 - System synthesis, verification, and test
- **What is next?**
 - Change of mind
 - Application oriented EDA
 - Looking for early adapters



Thank You

Daniel Gajski

Center for Embedded Computer Systems (CECS)

www.cecs.uci.edu

