

# **Embedded System Design: Concepts and Tools**

**Daniel D. Gajski  
Andreas Gerstlauer  
Samar Abdi**

**Center for Embedded Computer Systems  
University of California, Irvine**

ASPDAC'07 Tutorial



## **Outline**

- Requirements
- Modeling
- Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



# **Embedded System Design: Requirements**

**Daniel D. Gajski**

**Center for Embedded Computer Systems  
University of California, Irvine**

ASPDAC'07 Tutorial





## **Outline**

- Requirements
  - Issues
  - Models
  - Platforms
  - Tools
- Modeling
- Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## In Search of a Solution

Algebra: < objects, operations>

$$a^*(b+c) = a^*b + a^*c$$

Arithmetic algebra allows creation  
of expressions and equivalences


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Model Algebra

Model algebra: <objects, compositions>





Model algebra allows creation of models and model equivalences

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## How many models?

Minimal set for any methodology  
(Are 3 enough ?)

- System specification model (application designers)
- Transaction-level model (system designers)
- Pin&Cycle accurate model (implementation designers)

ASPDAC'07 Tutorial

Copyright ©2007 CECS




## Three Models (with Respect to OSI)

### Pin / Cycle Accurate Model

#### Transaction Level Model

#### Specification Model



Source: G Schirmer

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## How many components?

Minimal set for any design

(Are 4 enough?)


- Processing element (PE)
- Memory
- Transducer / Bridge
- Arbiter

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## General System Model



ASPDAC'07 Tutorial

Copyright ©2007 CECS



## How many tools?

Minimal set for any methodology

(Are 2 enough?)

- Front-End (for application developers)
  - Input: C, C++, Matlab, UML, ...
  - Output: TLM
- Back-End (for SW/HW system designers)
  - Input : TLM
  - Output: Pin/Cycle accurate Verilog/VHDL

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## ES Environment

ESE Front – End  
System Capture + Platform Development

Decision User Interface (DUI)

Create  
Select  
Partition  
Map  
Compile  
Replace

Validation User Interface (VUI)

Compiler  
Debugger  
Stimulate  
Verify  
TIMED  
CYCLE ACCURATE  
Compile  
Check  
Simulate  
Verify

ESE Back – End  
SW Development + HW Development

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Does it work?

- **Intuitively it does**
  - Well defined models, rules, transformations, refinements
  - Worked in the past: layout, logic, RTL?
  - System level complexity simplified
- **Following talks will prove the concept**
  - ES modeling abstractions
  - Automatic model generation
  - Model synthesis and verification
  - Embedded System Environment (ESE)

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Outline

- ✓ **Requirements**
  - ✓ Issues
  - ✓ Models
  - ✓ Platforms
  - ✓ Tools
- **Modeling**
- **Verification and synthesis**
- **Summary, conclusions and outlook**

ASPDAC'07 Tutorial

Copyright ©2007 CECS



# **Embedded System Design: Modeling**

**Andreas Gerstlauer**

**Center for Embedded Computer Systems  
University of California, Irvine**

**[http://www.cecs.uci.edu/pub\\_slides](http://www.cecs.uci.edu/pub_slides)**

ASPDAC'07 Tutorial



## **Outline**

- Requirements
- Modeling
  - Introduction
  - Languages and models
  - System modeling semantics
  - Automatic model generation
  - Design example
  - Tools
  - Summary and conclusions
- Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Introduction

- **Growing SoC complexities and sizes**
  - Heterogeneous multi-processor SoC (MPSoC)
  - Networked, distributed systems
- **System modeling**
  - Validation and analysis
  - Concurrent hardware/software development
  - Specification for further implementation/synthesis
  - Higher levels of abstraction for speed/accuracy tradeoffs
  - Rapid, early design space exploration


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## System Modeling

- **Abstraction based on level of detail/granularity**
  - Computation
  - Communication
- **System-level design flow**
  - Path from model A to model F



Source: Lukai Cai, D. Gajski, "Transaction level modeling: An overview", ISSS 2003

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## System Design Languages

- **Netlists**
  - Structure only: components and connectivity
    - Gate-level [EDIF], system-level [SPIRIT/XML]
- **Hardware description languages (HDLs)**
  - Event-driven behavior: signals/wires, clocks
  - Register-transfer level (RTL): boolean logic
    - Discrete event [VHDL, Verilog]
- **System-level design languages (SLDLs)**
  - Software behavior: sequential functionality/programs
    - C-based [SpecC, SystemC, SystemVerilog]

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## ESL Modeling Today

- **Simulation-centric system modeling**
    - Co-simulation at lower RTL/ISS levels [Axys, VaST]
      - CPU-centric, limited architectures/designs [ARM]
  - **Transaction-level models [CoWare, Summit]**
    - Multi-processor system simulation [SystemC]
    - Graphical platform assembly [Eclipse]
    - Processor customization [Tensilica, Liseatek]
  - **Algorithmic specification [SPW, MATLAB, COSSAP]**
    - Varying models of computation (MoC) [Ptolemy]
    - Model-based design [UML, MATLAB/Simulink]
- *Horizontal integration of different models / components*
- *Lack vertical integration for synthesis-centric approach*

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## System Modeling Needs

- **Language ambiguities**
  - Simulation vs. synthesis (subsets)
  - Impossible to automatically discern implicit meaning
- **Well-defined, rigorous semantics**
  - Unambiguous, explicit abstractions, models
    - Objects and composition rules
    - Computation and communication
  - Systematic flow from specification to implementation
    - Transformations and refinements
- Reliable feedback at early stages
- Design automation for synthesis, verification
- Rapid, early design space exploration

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## Outline

- Requirements
- Modeling
  - Introduction
  - Languages and models
  - **System modeling semantics**
  - Automatic model generation
  - Design example
  - Tools
  - Summary and conclusions
- Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## Communication Modeling

### ➤ SoC communication layers

Layer	Semantics	Functionality	Implementation	OSI
Application	Channels, variables	Computation	Application	7
Presentation	End-to-end typed messages	Data formatting	Application	6
Session	End-to-end untyped messages	Synchronization, Multiplexing	OS kernel	5
Transport	End-to-end data streams	Packeting, Flow control, Error correction	OS kernel	4
Network	End-to-end packets	Routing	OS kernel	3
Link	Point-to-point logical links	Station typing, Synchronization	Driver	2b
Stream	Point-to-point control/data streams	Multiplexing, Addressing	Driver	2b
Media Access	Shared medium byte streams	Data slicing, Arbitration	HAL	2a
Protocol	Media (word/frame) transactions	Protocol timing	Hardware	2a
Physical	Pins, wires	Driving, sampling	Interconnect	1

Source: A. Gerstlauer, D. Shin, R. Dörmer, D. Gajski, "System-Level Communication Modeling for Network-On-Chip Synthesis," ASPDAC, 2005.

ASPDAC'07 Tutorial

Copyright ©2007 CECS




## Transaction-Level Modeling

### Pin / Cycle Accurate Model

#### Transaction Level Model

##### Specification Model





Source: G. Schimer

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## Automatic Model Generation


- **Problem: Writing of system models is**
  - Time consuming, error-prone, tedious
- **Solution:**
  - Automatic model generation
- **Refinement-based approach**
  - System designer : makes design decisions
  - Refinement tool : automatically generates the model
- **Benefits**
  - No manual model writing, focus on design decisions
  - Low error rate by automating error-prone tasks
  - Easy change/upgrade for incremental/derivative design
  - No change in basic design methodology
  - Enables fast, extensive design space exploration
  - Productivity gains (1000x)
  - Shorter time-to-market

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## ESL Design Flow







ASPDAC'07 Tutorial

Copyright ©2007 CECS










## Transaction-Level Model (Protocol)




- Synchronization, addressing, media access
- Arbitration, data slicing, interrupt handling

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Pin-Accurate Model



- Implementation synthesis in backend tools
- Interface synthesis on hardware side
- Bus driver and RTOS synthesis on the software side

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Outline

- Requirements
- Modeling
  - Introduction
  - Languages and models
  - System modeling semantics
  - Automatic model generation
- Design example
- Tools
- Summary and conclusions
- Verification and synthesis
- Summary, conclusions and outlook


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Example: MP3 Decoder

- Functional block diagram (major blocks only)



- Timing constraints

- 38 frames per second
- Frame delay < 26.12ms


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## System Definition

- Components allocated from database
  - Bridge used to interface two busses
- Hierarchical processes inside PEs
  - Parallel, sequential, leaf (C code)
- Channels and variables between PEs




ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Output: Transaction-Level Model (TLM)



ASPDAC'07 Tutorial

Copyright ©2007 CECS



## TLM Simulation

- **Timed-simulation**
  - Computation delays back-annotated in processes
  - Communication delays modeled in the bus channels
- **Simulation of TLM**
  - Functionally correct but frame delay far exceeds timing constraint

The terminal window displays the output of the MP3Decoder simulation. It shows the command run: ./MP3DecoderDEMO1\_Tlm ... and the resulting log message. The log indicates that the initial latency is 4.73 ms and that missed deadlines occur for frames 2 and 3. The simulation then checks for correctness and finds that the output files are identical. Finally, it concludes with 'Simulation successful!'. A red circle highlights the missed deadline message for frame 2.

```
*** Simulating MP3DecoderDEMO1_Tlm ...
...
./MP3DecoderDEMO1_Tlm ./testStream//spot1.mp3 MP3DecoderDEMO1_Tlm.pcm ./testStream//spot1.txt
Input MP3file: ./testStream//spot1.mp3
Output bitstream file: MP3DecoderDEMO1_Tlm.pcm
Bitrate = 96000 bits/sec, Sampling frequency = 44100 Samples/Sec
Initial Latency = 4.73 ms
Missed deadline per frame at frame 2 35.98 > 26.12
Missed deadline per frame at frame 3 35.98 > 26.12
...
*** Checking MP3DecoderDEMO1_Tlm.pcm for correctness...
...
diff -s ./testStream//spot1.pcm MP3DecoderDEMO1_Tlm.pcm
Files ./testStream//spot1.pcm and MP3DecoderDEMO1_Tlm.pcm are identical
...
*** Simulation successful!
```


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Computation Analysis

- **View computation time of processes**
  - *FilterCore* is the most computation-intensive



- **Look for parallelism in process hierarchy**
  - *FilterCore* processes are running in parallel  
→ Use two identical custom HWs


ASPDAC'07 Tutorial

Copyright ©2007 CECS




## System Modifications

- Add two more PEs: HW1 and HW2
- Connect HW1 and HW2 to the mainBus
- Move processes from ARM to HWs
  - Channels are automatically inserted




## Modified TLM



## Modified TLM Simulation

- **Simulation of TLM**
  - Functionally correct
  - Frame delay still violates timing constraint



```
*** Simulating MP3DecoderDEMO2_Tlm ...
...
Input MP3file: ./testStream//spot1.mp3
Output bitstream file: MP3DecoderDEMO2_Tlm.pcm
Bitrate = 96000 bits/sec, Sampling frequency = 44100 Samples/Sec
Initial Latency = 9.39 ms
Missed deadline per frame at frame 2 28.45 > 26.12
Missed deadline per frame at frame 3 28.45 > 26.12
...
*** Checking MP3DecoderDEMO2_Tlm.pcm for correctness...
...
diff -s ./testStream//spot1.pcm MP3DecoderDEMO2_Tlm.pcm
Files ./testStream//spot1.pcm and MP3DecoderDEMO2_Tlm.pcm are identical
...
*** Simulation successful!
```


ASPDAC'07 Tutorial

Copyright ©2007 CECS




## Communication Analysis

- **Bus utilization graph**



- **Bus contention graph**




ASPDAC'07 Tutorial

Copyright ©2007 CECS




## More System Modifications

- Make two ports in HW1, HW2
- Connect Hws directly to the DHS bus
- Remove the bridge



## Modified TLM



## Modified TLM Simulation

- **Simulation of TLM**
  - Functionally correct
  - Frame delay now meets timing constraint

```
Terminal
File Edit View Terminal Tabs Help
*** Simulating MP3DecoderDEM03_Tlm ...
...
Input MP3file: ./testStream//spot1.mp3
Output bitstream file: MP3DecoderDEM03_Tlm.pcm
Bitrate = 96000 bits/sec, Sampling frequency = 44100 Samples/Sec
Initial Latency = 9.31 ms
Average decode time per frame at frame 2 = 25.33 ms < deadline 26.12 ms
Average decode time per frame at frame 3 = 25.33 ms < deadline 26.12 ms
...
*** Checking MP3DecoderDEM03_Tlm.pcm for correctness...
...
diff -s ./testStream//spot1.pcm MP3DecoderDEM03_Tlm.pcm
Files ./testStream//spot1.pcm and MP3DecoderDEM03_Tlm.pcm are identical
...
*** Simulation successful!
```

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## Outline



- Requirements
- Modeling
  - Introduction
  - Languages and models
  - System modeling semantics
  - Automatic model generation
  - Design example
  - Tools
  - Summary and conclusions
- Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial


Copyright ©2007 CECS












## ESE: System Definition



## ESE: System Modifications







## References

- **System-level languages and modeling**
  - T. Grötker, S. Liao, G. Martin, S. Swan. *System Design with SystemC*. Kluwer, 2002.
  - A. Gerstlauer, R. Dömer, J. Peng, D. D. Gajski, *System Design: A Practical Guide with SpecC*, Kluwer, 2001.
  - F. Ghenassia. *Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems*, Springer, 2006.
- **System prototyping and simulation**
  - L. Benini, D. Bertozzi, A. Bogoliolo, F. Menichelli, M. Olivieri. "MPARM: Exploring the Multi-Processor SoC Design Space with SystemC," *Journal of VLSI Signal Processing*, Sept. 2005.
  - T. Kempf, M. Dörper, R. Leupers, G. Ascheid, H. Meyr, T. Kogel, B. Vanhouwout. "A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms," *DATE Conference*, March 2005.
- **System-level design and design environments**
  - F. Balarin, H. Hsieh, L. Lavagno, C. Passerone, A. Pinto, A. Sangiovanni-Vincentelli, Y. Watanabe, G. Yang. "Metropolis: a Design Environment for Heterogeneous Systems," *Multiprocessor Systems-on-Chips* (Editors: W. Wolf, A. Jerraya), Morgan Kaufmann, 2004.
  - A. A. Jerraya, F. Petrot, A. Bouchhima. "Programming Models and HW-SW Interfaces Abstraction for Multi-Processor SoC," *DAC*, June 2006.
  - D. Gajski, A. Gerstlauer, R. Doemer, S. Abdi, J. Peng, D. Shin, R. Ang. "ESE Front End," <http://www.cecs.uci.edu/pub/slides>, March 2006.

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Outline

- ✓ Requirements
- ✓ Modeling
- Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



# **Embedded System Design: Verification and Synthesis**

**Samar Abdi**

**Center for Embedded Computer Systems**

**University of California, Irvine**

**[http://www.cecs.uci.edu/pub\\_slides](http://www.cecs.uci.edu/pub_slides)**

ASPDAC'07 Tutorial



## **Outline**

- ✓ Requirements
- ✓ Modeling
- Verification and synthesis
  - Existing verification methods
  - TLM verification using transformations
  - Issues in ES synthesis
  - Synthesis of MP3 player design
  - Results
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Design Verification Methods

- **Simulation based methods**
  - Specify input test vector, output test vector pair
  - Run simulation and compare output against expected output
- **Formal Methods**
  - Check equivalence of design models or parts of models
  - Check specified properties on models
- **Semi-formal Methods**
  - Specify inputs and outputs as symbolic expressions
  - Check simulation output against expected expression


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Simulation

- **Task : Create test vectors and simulate model**
- **Tools:** VCS(Synopsys), ModelSim(Mentor), NC-Sim(Cadence)
- **Inputs**
  - **Specification**
    - Typically natural language, incomplete and informal
    - Used to create interesting stimuli and monitors
  - **Model of DUT**
    - Typically written in HDL or C or both
- **Output**
  - **Failed test vectors**
    - Pointed out in different design representations by debugging tools



Typical simulation environment


ASPDAC'07 Tutorial

Copyright ©2007 CECS




## Logic and FSM Equivalence Checking

- LEC uses boolean algebra to check for logic equivalence




- SEC uses FSMs to check for sequential equivalence



Copyright ©2007 CECS

## Model Checking

- Model M satisfies property P? (Clarke, Emerson '81)
- Inputs
  - State transition system representation of M
  - Temporal property P as formula of state properties
- Output
  - True (property holds)
  - False + counter-example (property does not hold)



Copyright ©2007 CECS

## New Verification Challenges for SoC Design

- **Design complexity**
  - Size
    - Verification either takes unreasonable time (eg. Logic simulation)
    - Or takes unreasonable memory (eg. Model Checking)
  - Heterogeneity
    - HW / SW components on the same chip
    - Interface problems
  - Modeling abstraction
    - No formalism exists to prove equivalence of high level models
    - LEC and SEC are not applicable above RTL
- **Possible directions**
  - Methodology
    - Unified HW/SW models
    - Model formalization
    - Automatic model transformations


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## System Verification through Refinement

- Set of models
- Designer Decisions => transformations
- Transformations preserve equivalence
  - Same partial order of tasks
  - Same input/output data for each task
  - Same partial order of data transactions
  - Equivalent replacements
- All refined models will be “equivalent” to input model
  - ✗ Still need to verify
    - ✗ First model
    - ✗ Correctness of replacements




ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Formal Model Representation

- **Model Algebra**
  - $\langle \{\text{objects}\}, \{\text{composition rules}\} \rangle$
- **Objects**
  - Behaviors (for computation)
    - Identity behaviors (output identical to input)
  - Channels (for synchronized communication)
  - Variables (for storage)
  - Ports (for hierarchy / connections)
- **Composition rules**
  - Control dependency
  - Channel transaction
  - Variable read/write
- **Hierarchical behavior**
  - Grouping of sub-behaviors, channels, variables and their compositions
- **System = Top level behavior**




ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Refinement Example

- **Design decisions**
  - Select PEs
  - Map leaf behaviors to PEs
- **Resulting model refinement**
  - Additional hierarchy for PEs
  - Distribute leaf behaviors inside PEs
  - Add Identity behaviors and channels to preserve control flow
    - Each PE has independent control
- **Refinement verification**
  - Express refinement as sequence of model transformations



ASPDAC'07 Tutorial


Copyright ©2007 CECS




## Transformation Step 1

$$[b_1] \xrightarrow{q_1 \wedge q_2} [b_2] = [b_1] \xrightarrow{} [q_1] \xrightarrow{} [e] \xrightarrow{} [q_2] \xrightarrow{} [b_2]$$

**Identity Addition Rule**



( Original Model )



( Intermediate Model 1 )

ASPDAC'07 Tutorial


Copyright ©2007 CECS




## Transformation Step 2

$$[e_1] \xrightarrow{} [1] \xrightarrow{} [e_2] = [e_1] \xrightarrow{} \text{sync} \xrightarrow{} [e_2]$$

**Channel Addition Rule**



( Intermediate Model 1 )




( Intermediate Model 2 )

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## Summary of ES Verification

- **Variety of verification techniques available**
    - But they apply to traditional design flow based on RTL
  - **Challenges for verification of large system designs**
    - Simulation based techniques take way too long
    - Most formal techniques cannot scale in size or abstraction level
  - **Future design and verification**
    - Well defined semantics for models at different abstraction levels
    - Well defined transformations for design decisions
      - Verify transformations
      - Automate refinements
  - **Modeling semantics are the key to verification !**

---

ASPDAC'07 Tutorial

Copyright ©2007 CECs

## Outline


- ✓ Requirements
- ✓ Modeling
- Verification and synthesis
  - ✓ Existing verification methods
  - ✓ TLM verification using transformations
  - Issues in ES synthesis
  - Synthesis of MP3 player design
  - Results
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## ESL Design Flow







ASPDAC'07 Tutorial

Copyright ©2007 CECS









## HW Synthesis Today


- **HW synthesis tools**
    - SystemC/C to RTL [Mentor, FORTE, Synfora]
      - Based on high level synthesis technology
      - C/C++ support with user constraints (Catapult)
      - SystemC TLM support (Cynthesizer)
      - C based language support (HandelC, Celoxica)
    - SystemVerilog to RTL [BlueSpec]
      - Synthesis from assertions in SystemVerilog (BS Compiler)
      - Correct-by-construction
    - MATLAB to FPGA RTL [Xilinx]
      - Matlab models to DSP HW (AccelChip)
- Component based approach  
➤ Lack of HW-SW co-synthesis support  
➤ Capacity and quality issues

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## IP synthesis with NISC technology





Source: M. Reshad

ASPDAC'07 Tutorial

Copyright ©2007 CECS





## Interface Synthesis Issues


- **Synchronization**
  - UBC has unique flag for each pair of communicating processes
  - Flag access is implemented as polling, CPU interrupt or interrupt controller
- **Arbitration**
  - Selected from library or synthesized to RTL based on policy
- **Bridge**
  - Selected from library or synthesized using universal bridge generator
- **Addressing**
  - All communicating processes are assigned unique bus addresses
- **SW communication synthesis**
  - UBC functions are replaced by RTOS functions and assembly instructions
- **HW communication synthesis**
  - DMA controller in RTL is created for each custom HW component
  - Send/Recv operations are replaced by DMA transfer states

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Final Pin-Accurate Model



ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Outline

- ✓ Requirements
- ✓ Modeling
- Verification and synthesis
  - ✓ Existing verification methods
  - ✓ TLM verification using transformations
  - ✓ Issues in ES synthesis
    - Synthesis of MP3 player design
    - Results
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## MP3 Player Synthesis

- TLM Input for MP3 application and platform
- Synchronization and Arbitration synthesis
- SW synthesis including RTOS selection and address generation
- HW and Bridge synthesis
- Export to FPGA design tools
- FPGA download and test


ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Example: MP3 Decoder

- Functional block diagram (major blocks only)



- Timing constraints


- 38 frames per second
- Frame delay < 26.12ms

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## MP3 Player TLM







- MP3 encoder mapped to SW (MicroBlaze), filters and IMDCT to HW
- Mem1 (on OPB bus) for data, Mem2 (on LMB bus) for program
- Custom HWs on DoubleHdshk (DH) bus, with bridge to OPB

ASPDAC'07 Tutorial


Copyright ©2007 CECS







## SW synthesis




- Compiler, RTOS and libraries are selected for SW
  - Default addresses for all addressable memory/bus is generated by ESE

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Model after SW synthesis




- SW application and drivers are targeted for RTOS and ready for compilation on MicroBlaze

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## HW synthesis




- RTL code for HW components is generated using NISC compiler

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## NISC compilation




- NISC compiler generates synthesizable RTL verilog from application code for selected architecture

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Model after HW synthesis




- Model is updated with RTL code for HW units

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Bridge synthesis




- RTL code for Bridge is generated using BridgeGenerator

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Model after Bridge synthesis




- Design is ready for prototyping after SW, HW and Interface synthesis

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Export to FPGA Design Tools



- Platform and SW specification files are created for FPGA design tools
- C code for Microblaze and Verilog for HWs and Bridge is exported

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Outline

- ✓ Requirements
- ✓ Modeling
- Verification and synthesis
  - ✓ Existing verification methods
  - ✓ TLM verification using transformations
  - ✓ Issues in ES synthesis
  - ✓ Synthesis of MP3 player design
    - Results
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## ESE Synthesis

### System Capture + Platform Development

Decision User Interface (DUI)

- Create
- Select
- Partition
- Map
- Compile
- Replace

Validation User Interface (VUI)

- Compiler
  - Debugger
  - Stimulate
  - Verify
- TIMED
- Compile
  - Check
  - Simulate
  - Verify
- CYCLE ACCURATE


### SW Development + HW Development

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Design Quality




- **Area**
  - % of FPGA slices and BRAMS
- **Performance**
  - Time to decode 1 frame of MP3 data

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Manual Development Time




- **Model Development time**
  - Includes time for C, TLM and RTL Verilog coding and debugging

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Validation Time



- Simulation time measured on 3.3 GHz processor
- Emulation time measured on board with Timer

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Summary and Conclusions

- **Technology advantages**
  - No need to code and debug large RTL HDL models
  - Bridge and interface synthesis allows flexibility to include heterogeneous IP in the design
  - No need for SW developers to understand HW details
  - Easy application upgrade at TL
  - C and graphical input of TL model allows even non-experts to develop and test HW/SW systems
- **Simplified system development**
- **Huge productivity gains**
- **Short time to market**

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## References

- **Embedded System Verification**
  - Devadas, Ma, Newton, "On the verification of sequential machines at different levels of abstraction", 24<sup>th</sup> DAC, pp.271-276, June 1987
  - Clarke, Grumberg, Peled, "Model Checking", MIT Press
  - K.L. McMillan, "Symbolic Model Checking: An approach to the State Explosion Problem", Kluwer Academic 1993
  - McFarland, "Formal Verification of Sequential Hardware: A tutorial", IEEE Transaction on CAD, pp. 633-653, May 1993.
- **HW Synthesis**
  - P. Bannerjee et al. "A Behavioral Synthesis Tool for Exploiting Fine Grain Parallelism in FPGAs", LNCS, Sept. 2005.
  - J. Cong et al. "'xPilot: A Platform-Based Behavioral Synthesis System", SRC TechCon'05 .
- **System synthesis**
  - F. Balarin, H. Hsieh, L. Lavagno, C. Passerone, A. Pinto, A. Sangiovanni-Vincentelli, Y. Watanabe, G. Yang. "Metropolis: a Design Environment for Heterogeneous Systems," *Multiprocessor Systems-on-Chips* (Editors: W. Wolf, A. Jerraya), Morgan Kaufmann, 2004.
  - P. Chou, R. Ortega, G. Borriello. "The Chinook hardware/software co-synthesis system , ISSS 1996.
  - D. Gajski, "ESE Back End," <http://www.cecs.uci.edu/pub/slides>, March 2006.

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Outline

- ✓ Requirements
- ✓ Modeling
- ✓ Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



# **Embedded System Design: Summary, Conclusions and Outlook**

**Daniel D. Gajski**

**Center for Embedded Computer Systems  
University of California, Irvine**

ASPDAC'07 Tutorial



## **Outline**

- ✓ Requirements
- ✓ Modeling
- ✓ Verification and synthesis
- Summary, conclusions and outlook
  - Models
  - Platforms
  - Tools
  - Benefits
  - Conclusion

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## How many models?

Minimal set for any methodology  
(3 are enough)

- System specification model (application designers)
- Transaction-level model (system designers)
- Pin&Cycle accurate model (implementation designers)

ASPDAC'07 Tutorial

Copyright ©2007 CECS




## Three Models (with Respect to OSI)

### Pin / Cycle Accurate Model

#### Transaction Level Model

#### Specification Model







Source: G Schirmer



ASPDAC'07 Tutorial

Copyright ©2007 CECS










## NISC technology architectures

- Direct compilation of C to HW (fastest possible execution)
- Statically and dynamically reconfigurable (anytime, anywhere)
- Designed for manufacturability (solving timing closure)




ASPDAC'07 Tutorial

Copyright ©2007 CECS



## DCT with NISC technology



Performance      Power saving      Energy saving      Area reduction

	Performance	Power saving	Energy saving	Area reduction
NMIPS vs. MIPS	1.25X	NA	NA	NA
CDCT3 vs. NMIPS	5.3X	2.1X	11.6X	2.5X
CDCT7 vs. NMIPS	10X	1.3X	12.8X	3X
CDCT7 vs. Manual	0.83X	1.3X	0	2.1X

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## How many tools?

Minimal set for any methodology

(2 are enough)

- Front-End (for application developers)
  - Input: C, C++, Matlab, UML, ...
  - Output: TLM
- Back-End (for SW/HW system designers)
  - Input : TLM
  - Output: Pin/Cycle accurate Verilog/VHDL

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## ES Environment

ESE Front – End  
System Capture + Platform Development

Decision User Interface (DUI)

- Create
- Select
- Partition
- Map
- Compile
- Replace

Validation User Interface (VUI)

- Compiler
  - Debugger
  - Stimulate
  - Verify
- TIMED
- CYCLE ACCURATE
- Compile
  - Check
  - Simulate
  - Verify


ESE Back – End  
SW Development + HW Development

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Development Time with ESE



- **ESE drastically cuts RTL and Board development time**
  - Models can be developed at Spec and TLM
  - Synthesizable RTL models are generated automatically by ESE


Source: S. Abdi

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Validation Time with ESE



- **ESE cuts validation time from hours to seconds**
  - No need to verify RTL models
  - Designers can perform high speed validation at TLM and board


Source: S. Abdi

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Benefit: Spec-to-Prototype in 1 Week



ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Summary

- **Underlying concepts**
  - Well defined models, rules, transformations, refinements
  - Analogous to layout, logic, RTL
  - System level complexity simplified
- **Proof of concept demonstrated**
  - Embedded System Environment (ESE)
  - Automatic model generation
  - Model synthesis and verification
  - Universal IP technology (NISC)
  - Productivity gains greater than 1000
- **Benefits**
  - Large productivity gains
  - Easy design management
  - Easy derivatives
  - Shorter TTM

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Conclusions

- Extreme makeover is necessary for a new paradigm, where
  - SW = HW = SOC = Embedded Systems
  - Simulation based flow is not acceptable
  - Design methodology is based on scientific principles
- Model algebra is enabling technology for
  - System design, modeling and simulation
  - System synthesis, verification, and test
- What is next?
  - Change of mind
  - Application oriented EDA
  - Looking for early adapters

ASPDAC'07 Tutorial

Copyright ©2007 CECS



## Outline

- ✓ Requirements
- ✓ Modeling
- ✓ Verification and synthesis
- ✓ Summary, conclusions and outlook

ASPDAC'07 Tutorial

Copyright ©2007 CECS



**Thank You**

**Daniel D. Gajski**

**Andreas Gerstlauer**

**Samar Abdi**

**Center for Embedded Computer Systems**

**University of California, Irvine**

ASPDAC'07 Tutorial

