BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//CECS - ECPv6.18.4//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:CECS
X-ORIGINAL-URL:https://www.cecs.uci.edu
X-WR-CALDESC:Events for CECS
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20080309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20081102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20090308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20091101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20100314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20101107T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20110313T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20111106T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20120311T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20121104T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20110712T150000
DTEND;TZID=America/Los_Angeles:20110712T160000
DTSTAMP:20231011T182452Z
CREATED:20231011T182452Z
LAST-MODIFIED:20231011T182452Z
UID:14263-1310482800-1310486400@www.cecs.uci.edu
SUMMARY:Hybrid Electrical Energy Storage Systems
DESCRIPTION:Hybrid Electrical Energy Storage Systems\n\n\n\n\nSpeaker\n\n\nProf. Naehyuck Chang\nSeoul National University\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nProfessor Pai Chou\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nEH 2111\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nJuly 12 \, 2011\nLecture begins at 10:30am\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nElectrical energy is a high-quality form of energy in the sense that it can be easily and efficiently converted into other forms of energy\, and furthermore it can be used to control other forms of energy. Unfortunately\, electricity supply and demand are typically not balanced with each other. Storage of excessive energy and compensation of the energy shortage can significantly mitigate the over-investment in the generation facilities.  \nLike memory devices\, no single type of electrical energy storage (EES) element can fulfill all the desirable requirements. Despite active research on the new EES technologies\, it is not likely to have an ultimate high-efficiency\, high- power/energy capacity\, low-cost\, and long-cycle life EES element in the near future. We propose an hybrid electrical energy storage (HEES) system that consists of two or more heterogeneous EES elements\, thereby realizing the advantages of each EES element while hiding their weaknesses. \nCompared with the conventional homogeneous EES systems\, HEES systems provide high output power and energy density as well as high power conversion efficiency and low self-discharge at a low capital cost. Cycle efficiency of a HEES system\, which is defined as the ratio of energy which is delivered by the HEES system to the load device to energy which is supplied by the power source to the HEES system\, is one of the most important factors in determining the overall operational cost of the system. \nWe formulate the HEES management problems and project them into computer memory system design and management. We break the HEES management problems into charge allocation into different banks of EES elements\, charge replacement (i.e.\, discharge) from different banks of EES elements\, and charge migration from one bank to another bank of EES elements. Even a hybrid EES system cannot achieve high cycle efficiency if their storage banks have a fixed power and voltage rating because the optimal power capacity and voltage rating varies by the application and the state of charge (SoC) of the storage bank. Bank reconfiguration dynamically changes the array structure of an EES bank and maximizes the efficiency. \nIn this talk\, we start from introduction to the concept of HEES systems including EES element characteristics and power converter characteristics. The main body of this talk is charge allocation\, migration\, optimization\, and bank reconfiguration. The HEES research is recently brought up\, and thus there are a lot of important open problems. We will conclude this talk with remarks on the future work.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nNaehyuck Chang is a Full Professor in Dept. of Electrical Engineering and Computer Science\, Seoul National University\, Korea. He was a Visiting Associate Professor at Arizona State University in 2005\, and a Visiting Professor at University of Southern California in 2009-2010. He serves (and served) as Technical Program Committee of major EDA and embedded systems conferences and symposia including DAC\, ICCAD\, ISLPED\, DATE\, ASP-DAC\, GLS-VLSI\, ISQED\, PATMOS\, ESTIMedia\, ICCD\, and so on.  He served as the TPC Co-Chair of RTCSA in 2007\, ISLPED in 2009\, and ESTIMedia in 2009 and 2010. He was Vice GC of ISLPED 2010 and is General Co-Chair of ISLPED 2011. He is also General Chair of ESTIMedia in 2011. He will serve as a TPC Co-Chair of CODES+ISSS 2012. He is an Associate Editor of IEEE TCAD and ACM TODAES\, and editorial board members of JOLPE and JEC. He is a guest editor of ACM TODAES in 2011 and TECS for low-power design and embedded multi-media systems in 2010 and 2011. He also serves as the Chair of ACM SIGDA Low-Power Technical Committee\, ASP-DAC SIGDA Representative and ACM SIGDA Executive Committee (Technical Activity Chair). He is a Senior Member of ACM and IEEE.
URL:https://www.cecs.uci.edu/event/hybrid-electrical-energy-storage-systems/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20110603T150000
DTEND;TZID=America/Los_Angeles:20110603T160000
DTSTAMP:20231011T192031Z
CREATED:20231011T181236Z
LAST-MODIFIED:20231011T192031Z
UID:14256-1307113200-1307116800@www.cecs.uci.edu
SUMMARY:An Overview Over Research Activities at the Design Automation for Embedded Systems (DAES) Group at TU Dortmund
DESCRIPTION:An Overview Over Research Activities at the Design Automation for Embedded Systems (DAES) Group at TU Dortmund\n\n\n\n\nSpeaker\n\n\nPeter Marwedel\nChair for Embedded Systems\nTU Dortmund/Informatik 12 + ICD\nDortmund\, Germany\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nRainer Doemer\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nEngineering Hall (EH) 2430\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nJune 3\, 2011\nRefreshments at 9:30 am\, Lecture begins at 10:00 am\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nThe group headed by Dr. Marwedel focuses on the design of efficient embedded systems. The talk will provide an overview of the research performed in this group:  \n\nEmbedded systems connected to the physical environment must meet timing constraints. Typically\, timing verification is performed after software generation\, possibly leading to many design iterations until timing constraints are finally met. In order to avoid such loops\, compilers can be made timing-aware. An approach for such integration will be presented together with some results.\nThe next part of the talk will be about addressing the memory wall problem. In particular\, the use of energy-efficient and timing-predictable scratchpad memories will be presented. Results on the worst-case execution time aware compilation for an automotive application using scratchpad memories will be included.\nThe final part will cover other research projects in the DAES group. These include two projects of the collaborative research project on resource constrained machine learning (SFB 876). In the first project\, resource-efficient image analysis for an advanced real-time virus detector is the subject for design space exploration. The second project aims at speeding up the execution of programs written in R (a language frequently used for statistical analyses) by about two orders of magnitude\, thereby enabling more comprehensive statistical analyses\, particularly in life sciences. Another project addresses the problem of guaranteeing timeliness for systems based on unreliable hardware.
URL:https://www.cecs.uci.edu/event/an-overview-over-research-activities-at-the-design-automation-for-embedded-systems-daes-group-at-tu-dortmund/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20110602T150000
DTEND;TZID=America/Los_Angeles:20110602T160000
DTSTAMP:20231011T182452Z
CREATED:20231011T182452Z
LAST-MODIFIED:20231011T182452Z
UID:14264-1307026800-1307030400@www.cecs.uci.edu
SUMMARY:GoldMine: Automatic Assertion Generation and Achieving Test Coverage Closure
DESCRIPTION:GoldMine: Automatic Assertion Generation and Achieving Test Coverage Closure\n\n\n\n\nSpeaker\n\n\nProf. Shobha Vasudevan\nECE\, University of Illinois at Urbana-Champaign\nUrbana\, Illinois\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nNikil Dutt\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 4011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nJune 2\, 2011\nRefreshments at 1:30 pm\, Lecture begins at 2:00pm\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nAssertions are ubiquitous in the modern system design cycle. They are used in pre-Silicon verification\, post-Silicon validation and debug\, emulation\, reliability checking\, and many related functional assurance phases. Assertion generation is an intensely manual\, time-intensive task. GoldMine\, developed by my group in UIUC\, is an assertion generation software that uses a combination of data mining and static analysis of the design. GoldMine uses formal verification to guide the data mining algorithms. GoldMine assertions are attested by designers\, as adding value to the verification process. In the first part of my talk\, I will present the function and working of this engine\, as well as its recent application at the specification level.  \nCounterexample feedback from formal verification of an assertion can be used to grow the size of the data set that is mined by GoldMine. When iteratively applied\, this data set eventually captures the entire behavior. This data set now forms a test suite where coverage closure can be achieved. This algorithm for monotonically increasing coverage of validation inputs is presented in the second part of my talk. I will also discuss how GoldMine can be applied in the context of soft error detection and emulation.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nShobha Vasudevan is an assistant professor of Computer Engineering in the ECE Department\, at the Univ of Illinois. She obtained her PhD and MS degrees from the University of Texas at Austin. Her research interests are in design verification\, validation\, reliability\, software testing\, data mining and formal verification. She is a recepient of the 2010 NSF CAREER award and the YWCA leadership in Science award.
URL:https://www.cecs.uci.edu/event/goldmine-automatic-assertion-generation-and-achieving-test-coverage-closure/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20110309T150000
DTEND;TZID=America/Los_Angeles:20110309T160000
DTSTAMP:20231011T182452Z
CREATED:20231011T182452Z
LAST-MODIFIED:20231011T182452Z
UID:14265-1299682800-1299686400@www.cecs.uci.edu
SUMMARY:Multi-Agent Automated Negotiation and its Application to Collective Collaboration Systems
DESCRIPTION:Multi-Agent Automated Negotiation and its Application to Collective Collaboration Systems\n\n\n\n\nSpeaker\n\n\nDr. Takayuki Ito\nNagoya Institute of Technology\, The University of Tokyo and Japan Science and Technology Agency\nNagoya\, Japan\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nKwei-Jay Lin\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nEngineering Hall (EH) 2430\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nMarch 9 \, 2011\nRefreshments at 1:00 pm\, Lecture begins at 1:30pm\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nMulti-agent system is a system which cooperatively or competitively solve shared or distributedproblems. While agents could be acting on behalf of human users\, agents could be intelligent entities in the virtual world. In this talk\, I would like to introduce what is “multi-agent systems”\, and show the state of the art of theoretical researches and practical results. Also\, I would like to mention about the application to cloud computing and collective intelligence.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nDr. Takayuki ITO received the B.E.\, M.E\, and Doctor of Engineering from the Nagoya Institute of Technology in 1995\, 1997\, and 2000\, respectively. From 1999 to 2001\, he was a research fellow of the Japan Society for the Promotion of Science (JSPS). From 2000 to 2001\, he was a visiting researcher at USC/ISI (University of Southern California/Information Sciences Institute). From April 2001 to March 2003\, he was an associate professor of Japan Advanced Institute of Science and Technology (JAIST).  He joined Nagoya Institute of Technology as an associate professor of Graduate School of Engineering in April 2003. From 2005 to 2006\, he is a visiting researcher at Division of Engineering and Applied Science\, Harvard University and a visiting researcher at Sloan School of Management\, Massachusetts Institute of Technology. From 2008 to 2010\, he was\, again\, a visiting researcher at Sloan School of Management\, Massachusetts Institute of Technology. From 2010\, he is a senior researcher of the Policy Alternatives Research Institute\, University of Tokyo. \nFrom 2010\, he is a researcher selected for the most advanced and next generation research development program (1\,850\,000USD) by the Japan Cabinet Office. From 2009 to 2010\, he was the JST PREST (Sakigake fund 490\,000USD\, Big Challenge Type) Researcher. He resigned the JST PREST researcher because of the Cabinet office program. He received several Grants-in-Aid for Science Research funds from the Japan Society for the Promotion of Science (JSPS). The amounts are 212\,500USD(2005-2008) and 226\,500USD(2006-2009)\, for example\, and other national funds. \nHe received the Young Scientists’ Prize\, The Commendation for Science and Technology by the Minister of Education\, Culture\, Sports\, Science\, and Technology\, 2007\, the Nagao Special Research Award of the Information Processing Society of Japan\, 2007\, the Best Paper Award of AAMAS2006\, the 2005 Best Paper Award from Japan Society for Software Science and Technology\, the Best Paper Award in the 66th annual conference of 66th Information Processing Society of Japan\, and the Super Creator Award of 2004 IPA Exploratory Software Creation Projects. \nHe edited and is editing 5 Books. He published over 35 Journal papers\, over 100 conference/workshop papers\, and over 100 other papers. He is a board member of the International Foundation of Autonomous Agents and Multi-Agent Systems (IFAAMAS)\, Steering Committee Member\, International Conference on Principles and Practice of Multi-Agent Systems (PRIMA)\, the Editor-In-Chief of Journal of Information Processing Society of Japan\, and the editor of Journal of Japanese Society of Artificial Intelligence (JSAI). \nHe was SPC of the International Joint Conference on Artificial Intelligence (IJCAI2009\,2001)\, a SPC of the 8th International Joint Conference on Autonomous Agents and Multi-Agent Systems(AAMAS2007\,2008\,2011)\,  SPC of The 25th AAAI Conference on Artificial Intelligence (AAAI-11) \, 2011. Senior Program Committee\, the Publications Chair of the 6th International Joint Conference on Autonomous Agents and Multi-Agent Systems (AAMAS2006)\, PC member of The 19th European Conference on Artificial Intelligence (ECAI2010)\, the Organizing Chair of the International Workshop on Rational\, Robust\, and Secure Negotiations among Multiple Agents (RRS 2005 to 2007)\, Agent-based Complex Automated Negotiations (ACAN2008 to 2011)\, Program Committee member of the ACM Conference on Electronic Commerce(ACM-EC2007)\, the Program Chair of the International Workshop on the Pacific Rim International Workshop on Electronic Commerce (PRIWEC2006)\, the Program Committee of the International Conference of Industrial & Engineering Applications of Artificial Intelligence & Expert Systems (IEA/AIE 2003 to 2008)\, the Program Committee of International Workshop on Data Engineering Issues in E-Commerce (DEEC 2005 to 2006)\, and other Committees. His main research interestsinclude multi-agent systems\, intelligent agents\, group decision support systems\, agent-mediated electronic commerce\, and softwareengineering on offshoring.
URL:https://www.cecs.uci.edu/event/multi-agent-automated-negotiation-and-its-application-to-collective-collaboration-systems/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20110210T150000
DTEND;TZID=America/Los_Angeles:20110210T160000
DTSTAMP:20231011T182452Z
CREATED:20231011T182452Z
LAST-MODIFIED:20231011T182452Z
UID:14266-1297350000-1297353600@www.cecs.uci.edu
SUMMARY:Worst Case Execution Time Estimation
DESCRIPTION:Worst Case Execution Time Estimation\n\n\n\n\nSpeaker\n\n\nDr. Y.N. Srikant\,\nDepartment of Computer Science and Automation\nIndian Institute of Science\nBangalore\, India\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nNikil Dutt\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 4011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nFebruary 10\, 2011\nRefreshments at 1:30 pm\, Lecture begins at 2:00pm\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nEstimation of worst case execution time of programs is extremely important in the context of real time systems where the correctness of the system depends not only on the computations performed\, but also on the timing of such computations. For task scheduling on such systems\, it is necessary to know whether the task can execute to completion within a predetermined time interval. Thus\, given a program and a target architecture\, the WCET problem is to estimate a bound on the maximum execution time taken by the program for any input data set.  \nWCET estimation is usually required to be safe and tight. Static analysis based techniques for WCET estimation use micro-architectural models for the target architecture and abstract interpretation for program analysis. Their results are safe but are not very tight. Measurement based techniques estimate the execution time for basic blocks by actual execution\, and then combine the results using integer linear programming. These results are tighter but not safe. \nIn this talk\, an overview of a probabilistic scheme for WCET estimation\, which is a hybrid of static and measurement based methods is presented. Preliminary results on a novel measurement based technique using program phases will also be presented.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nY.N. Srikant received his B.E in Electronics from Bangalore University\, and M.E and Ph.D in Computer Science from the Computer Science and Automation department of the Indian Institute of Science. He was the recipient of Young Scientist medal of the Indian National Science Academy in 1988. Srikant is currently a Professor in the Department of Computer Science and Automation at the Indian Institute of Science in Bangalore. He was the chair of the CSA department from 2000-05. \nHis area of interest is compiler design. He is the editor of a handbook on advanced compiler design published by CRC Press in 2002 and 2008 (2nd ed.). His most recent research includes compiler and runtime optimizations for reducing energy consumption in embedded systems and performance estimation of programs through program analysis.
URL:https://www.cecs.uci.edu/event/worst-case-execution-time-estimation/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20101129T150000
DTEND;TZID=America/Los_Angeles:20101129T160000
DTSTAMP:20231011T183701Z
CREATED:20231011T183701Z
LAST-MODIFIED:20231011T183701Z
UID:14313-1291042800-1291046400@www.cecs.uci.edu
SUMMARY:Aggressive Power Management Utilizing Embedded Memory Fault Tolerant Adaptation For Wireless/Multimedia Systems
DESCRIPTION:Aggressive Power Management Utilizing Embedded Memory Fault Tolerant Adaptation For Wireless/Multimedia Systems\nby Amin Khajeh Djahromi \nLocation: Engineering Hall 2111 \nDate and Time: November 29\, 2010 4:00pm \nCommittee:\nProf. Pai H. Chou (Chair)\nProf. Stephen Jenks\nProf. Rainer Doemer \nAbstract:\nDesigners of next generation Systems-on-Chip (SoCs) face daunting challenges in generating high yielding architectures that integrate vast amounts of logic and memories in a minimum die size\, while simultaneously minimizing power consumption. Traditional design approaches attempt to guarantee 100% error-free SoCs. However\, advanced manufacturing technologies will make it economically impractical to insist on a 100% error-free SoC in terms of area and power. Fortunately\, many important application domains (e.g.\, communication and multimedia) are inherently error-aware\, allowing a range of designs with a specified Quality of Service (QoS) to be generated for varying amounts of error in the system. In such systems\, the share of the SoC that is dedicated to embedded memories has experienced an increasingly upwards trend exceeding more than 50% of the area of an SoC for most recent advanced wireless standards. Furthermore\, a large portion of the memory is typically used for buffering data that already has a high level of redundancy. \nFinally\, from a network perspective\, buffering memories are transparent across a hierarchy since they do not change the nature of the data stored\, which allows for simple and efficient cross- layer techniques. In my thesis I investigated the effect of voltage over scaling on the embedded memories functionality. Then I proposed fault tolerant adaptive voltage scaling and adaptive body biasing as a mean of reducing power consumption in embedded memories. These techniques tradeoff reliability versus power savings as a function of the time varying quality of the incoming data\, as long as the signal to noise ratio at the decision device is maintained at a desirable level. Moreover\, I addressed the notion of error-awareness across different abstraction layers physical\, application\, network\, and technology for the next generation SoCs. I showed that utilizing proposed techniques on embedded memories (mainly through aggressive ! voltage scaling) will result in a) appreciable power reduction in wire less systems depending on the application\, b) savings in cost and area by reducing or eliminating the need for circuit redundancy\, and c) achieving a higher “effective yield” by tolerating errors at the system level while keeping other parameters constant.
URL:https://www.cecs.uci.edu/event/aggressive-power-management-utilizing-embedded-memory-fault-tolerant-adaptation-for-wireless-multimedia-systems/
CATEGORIES:PhD Defenses
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20101119T150000
DTEND;TZID=America/Los_Angeles:20101119T160000
DTSTAMP:20231011T190240Z
CREATED:20231011T190240Z
LAST-MODIFIED:20231011T190240Z
UID:14374-1290178800-1290182400@www.cecs.uci.edu
SUMMARY:All-Hands Variability Expedition Meeting
DESCRIPTION:The first Variability All-Hands Meeting will be held at the University of California Irvine campus on November 19th and November 20th\, 2010.  All the Variability PIs and their students and collaborators are invited and required to attend. The meeting will start on the evening of Friday November 19th and then continue throughout the day on Saturday November 20th. The AHM will start with the PIs of the project giving an overview of the entire project\, providing the vision\, the co-ordination plans and the meeting agenda. The rest of the AHM is structured as a series of exciting talks by our various Variability Co-PIs with Question and Answer sessions at the end of each session. On Saturday we will also have several Breakout sessions with a summary towards the end of the day for each of those breakout sessions. The goal of this All-Hands Meeting is for all the PIs and their students to get to know each other well and form small collaborative teams targeting specific projects towards the overall vision of the Variability Expeditions.\nWe are very excited and hope you can all join us with your students for this Kick-Off meeting and help make this expeditions in Computing a resounding success! \n– Rajesh Gupta\, Mani Srivastava and Yuvraj Agarwal
URL:https://www.cecs.uci.edu/event/all-hands-variability-expedition-meeting/
CATEGORIES:Other Events
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20101103T150000
DTEND;TZID=America/Los_Angeles:20101103T160000
DTSTAMP:20231011T193551Z
CREATED:20231011T185036Z
LAST-MODIFIED:20231011T193551Z
UID:14356-1288796400-1288800000@www.cecs.uci.edu
SUMMARY:Enix: A Lightweight Dynamic Operating System for Tightly Constrained Wireless Sensor Platforms
DESCRIPTION:Release Date: November 3\, 2010Download pdf: Enix: A Lightweight Dynamic Operating System for Tightly Constrained Wireless Sensor Platforms \nEnix is a lightweight dynamic operating system for tightly constrained platforms for wireless sensor networks (WSN). Enix provides a cooperative threading model\, which is applicable to event-based WSN applications with little run-time overhead. Virtual memory is supported with the assistance of the compiler\, so that the sensor platforms can execute code larger than the physical code memory they have. To enable firmware update for deployed sensor nodes\, Enix supports remote reprogramming. The commonly used library and the main logical structure are separated; each sensor device has a copy of the dynamic loading library in the Micro-SD card\, and therefore only the main function and user-defined subroutines should be updated through RF. A lightweight\, efficient\nfile system named EcoFS is also included in Enix. The code size and data size of Enix with full-function including EcoFS are 8 KB and 512 bytes\, respectively\, enabling Enix to run on many RF-enabled systems-on-chip that cannot run most other WSN OSs.
URL:https://www.cecs.uci.edu/event/enix-a-lightweight-dynamic-operating-system-for-tightly-constrained-wireless-sensor-platforms/
CATEGORIES:Other Events
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20101025T150000
DTEND;TZID=America/Los_Angeles:20101025T160000
DTSTAMP:20231011T182453Z
CREATED:20231011T182453Z
LAST-MODIFIED:20231011T182453Z
UID:14267-1288018800-1288022400@www.cecs.uci.edu
SUMMARY:Component-Based Design of Embedded Systems
DESCRIPTION:Component-Based Design of Embedded Systems\n  \n\n\n\n\nSpeaker\n\n\nProf. Hermann Kopetz\,\nUniversity of Vienna\, Austria\n\n\n\n\n\n\n\n\n\n\nCECS Hosts\n\n\nKane Kim\, Rainer Doemer\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nCalIT2 Room 3008\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nOctober 25 \, 2010\nLecture begins at 10:30 AM \n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nIn many engineering disciplines\, large systems are built from prefabricated components with known and validated properties. Components are connected via stable\, understandable\, and standardized interfaces. The system engineer has knowledge about the global properties of the components–as they relate to the system functions– and of the detailed specification of the component interfaces. Knowledge about the internal design and implementation of the components is neither needed\, nor available in many cases. Component-based design refers to a meet-in-the middle design methodology\, where\, starting from a purpose and requirements on one side and a set of available components on the other side a new design is produced that tries to satisfy the requirements by a proper interconnection of available and newly developed components. In this lecture we introduce the recursive component concept and the integration framework of the time- triggered architecture and demonstrate how the component-based design of embedded systems can be realized within this framework\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nHermann Kopetz received his PhD in physics sub auspiciis praesidentis from the University of Vienna\, Austria in 1968. After eight years in Industry he accepted in 1978 an appointment as a Professor for Computer Process Control at the Technical University of West-Berlin\, moving to the Technical University of Vienna in 1992. Kopetz is a full member of the Austrian Academy of Science\, Fellow of the IEEE\, and is a member of the Information Society Advisory Group (ISTAG)\, advising the European Commission in Brussels in the domain of Information Technology since 2008. In June 2007 he received the honorary degree of Dr. honoris causa from the University Paul Sabatier in Toulouse\, France. Kopetz is the chief architect of the Time-Triggered Architecture for dependable Embedded Systems and a co-founder of the company TTTech that has industrialized the time-triggered technology in many reputable projects\, among others in the Boeing 787 Dreamliner and the Audi A8 premium car.
URL:https://www.cecs.uci.edu/event/component-based-design-of-embedded-systems/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20101006T150000
DTEND;TZID=America/Los_Angeles:20101006T160000
DTSTAMP:20231011T192748Z
CREATED:20231011T181235Z
LAST-MODIFIED:20231011T192748Z
UID:14253-1286377200-1286380800@www.cecs.uci.edu
SUMMARY:Programming FPGA in C using ROCCC
DESCRIPTION:Programming FPGA in C using ROCCC\n\n\n\n\nPresenters\n\n\nJason Villarreal\, Adrian Park\, Roby Atadero\, and Walid Najjar\n\n\n\n \n\n\n \n\n\n\nCECS Host\n\n\nProfessor Fadi Kurdahi\n\n\n\n \n\n\n \n\n\n\nLocation\n\n\nCALit2 3008\, University of California\, Irvine\n\n\n\n \n\n\n \n\n\n\nDate & Time\n\n\nOctober 6\, 2010\nLight refreshments at 9:30am\, Tutorial begins 10:00am\n\n\n\n \n\n\n \n\n\n\nAbstract\n\n\nROCCC (Riverside Optimizing Compiler for Configurable Computing) is a C to VHDL compilation framework specifically focused on FPGA-based code acceleration. Its focus is on compile time transformations and optimizations aimed at generating an efficient circuit from a loop nest. Its objectives are to maximize parallelism within the constraints of the target device\, optimize clock cycle time by efficient pipelining and minimize the area utilized. Furthermore\, ROCCC relies on extensive and unique loop analysis techniques to increase the reuse of data fetched from off-chip memory. ROCCC 2.0 is a free and open source tool that supports a modular bottom-up approach to the programming of FPGA accelerators\, supporting code reuse at multiple levels while maintaining full compatibility with C. It has been ported to several platforms including Xilinx development boards and the Convey Computers HC-1.
URL:https://www.cecs.uci.edu/event/programming-fpga-in-c-using-roccc/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100907T150000
DTEND;TZID=America/Los_Angeles:20100907T160000
DTSTAMP:20231011T183701Z
CREATED:20231011T183701Z
LAST-MODIFIED:20231011T183701Z
UID:14314-1283871600-1283875200@www.cecs.uci.edu
SUMMARY:Leveraging Profile-Selected Execution Patterns for Optimized Code Execution in Resource-Constrained Systems
DESCRIPTION:Leveraging Profile-Selected Execution Patterns for Optimized Code Execution in Resource-Constrained Systems\nby Carmen Badea \nLocation: Bren Hall 3013 \nDate and Time: September 7\, 2010 11:00am \nCommittee:\nProf. Alex Nicolau (Chair)\nProf. Alex Veidenbaum\nProf. Nikil Dutt \nAbstract:\nEmbedded systems and related devices have become ubiquitous in today’s world and are expected to proliferate even further. The execution performance for such devices is of paramount importance and is often perceived as the limiting factor w.r.t. both the capabilities of the system\, as well as the user perception. Furthermore\, unlike traditional general-purpose computing systems\, these devices exhibit further inherent constraints due to their nature: memory and energy consumption. \nIn order to overcome the intrinsic drawbacks of Java execution for resource-constrained systems\, we propose to use dynamic profile-selected\, optimized execution patterns in order to build a lightweight Java execution environment\, targeting resource-constrained systems\, that achieves competitive Java runtime performance\, while having negligible impact on memory footprint\, as well as reducing the overall energy consumption. \nMore recently\, with the advancements in the web application technology\, the browser has emerged as the favorite platform for deploying many applications\, in particular for embedded devices such as smartphones. As such\, we investigated whether the use of frequent execution patterns selected as directed by dynamic profiling would be beneficial for browser execution performance. With the use of collected dynamic profiling data indicating the most frequent patterns of execution we were able to develop a browser prototype that delivers significant runtime performance speedups.
URL:https://www.cecs.uci.edu/event/leveraging-profile-selected-execution-patterns-for-optimized-code-execution-in-resource-constrained-systems/
CATEGORIES:PhD Defenses
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100903T150000
DTEND;TZID=America/Los_Angeles:20100903T160000
DTSTAMP:20231011T183701Z
CREATED:20231011T183701Z
LAST-MODIFIED:20231011T183701Z
UID:14315-1283526000-1283529600@www.cecs.uci.edu
SUMMARY:Framework for Spiking Neural Network Modeling on High-Performance Architectures
DESCRIPTION:Framework for Spiking Neural Network Modeling on High-Performance Architectures\nby Jayram Moorkanikara Nageswaran \nCommittee: \nProf. Nikil Dutt (chair)\nProf. Jeffrey L Krichmar\nProf. Alex Nicolau\nProf. Alex Veidenbaum \nSpiking neural network (SNN) models are emerging as a plausible paradigm for characterizing neural dynamics in the cerebral cortex. Traditionally these SNN models were simulated on large-scale clusters\, super-computers\, or on dedicated VLSI architectures. Alternatively\, Graphics Processing Units (GPUs) can provide a low-cost\, programmable\, and high-performance computing platform for simulation of SNNs. This thesis proposes a systematic framework for modeling and simulation of biologically realistic large-scale spiking neural networks on high-performance graphics processors. \nThe first part of the framework consists of a high-level specification to quickly build arbitrary\, large-scale spiking neural network for different applications. The high-level SNN specification is then converted to a sparse adjacency matrix representation and mapped on the GPUs. Further\, we present a collection of new techniques related to parallelism extraction\, mapping of irregular communication\, and compact adjacency matrix representation for effective simulation of SNNs on GPUs. The last part of the generic framework proposes an evolutionary approach to automate parameter tuning in spiking neural networks. We demonstrate the validity of this framework by applying to three different spike-based computation problems. Significant improvements in modeling\, simulation and parameter tuning time have been achieved by these approaches.
URL:https://www.cecs.uci.edu/event/framework-for-spiking-neural-network-modeling-on-high-performance-architectures/
CATEGORIES:PhD Defenses
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100819T150000
DTEND;TZID=America/Los_Angeles:20100819T160000
DTSTAMP:20231011T193551Z
CREATED:20231011T184837Z
LAST-MODIFIED:20231011T193551Z
UID:14352-1282230000-1282233600@www.cecs.uci.edu
SUMMARY:NSF Funds Expedition into Software for Efficient Computing in the Age of Nanoscale Devices
DESCRIPTION:NSF Funds Expedition into Software for Efficient Computing in the Age of Nanoscale Devices\n\nAugust 19 \, 2010\n\nAdapted from NSF Press Release:\nUC Irvine\, along with five other universities\, has received a $10 million National Science Foundation (NSF) Expeditions in Computing grant to develop robust software for computing with unreliable\, but energy-efficient nanoscale computer components. The Irvine team is led by Chancellor’s Professor Nikil Dutt and Professor Alex Nicolau\, computer scientists in the Donald Bren School of Information and Computer Sciences. \n\n\n\n\n\nProfessor Nikil Dutt\n\n\n\nProfessor Alex Nicolau\n\n\n\n\nThe two are also affiliated with the Center for Embedded Computer Systems (CECS) and the Irvine division of the California Institute for Telecommunications and Information Technology (Calit2). The NSF Expeditions in Computing program established by NSF’s Directorate for Computer and Information Science and Engineering (CISE) rewards far-reaching agendas that “promise significant advances in the computing frontier and great benefit to society.” The grants represent some of the largest single investments currently made by the directorate and the NSF. \n\n\n\n\n\n\n\n\nMillimeter Chip: Sensor processing chips like the smallest solar-powered sensor system\, developed in the lab of Variability co-PI Dennis Sylvester at the University of Michigan\, is an example of the trend to millimeter-scale devices with nano-scale parts that perform more variably than traditional computer components.\n\n\n\nThe five-year grant seeks approaches for developing software applications that are resilient to variabilities emerging from underlying hardware that is becoming increasingly error-prone. Indeed\, as semiconductor manufacturers build ever smaller components\, the resulting hardware platforms (including circuits and chips) become less reliable and more expensive to produce\, thanks to the variability resulting from manufacturing\, aging-related wear-out\, and varying operating environments. Furthermore\, efforts to save energy and operate systems at lower power margins also exacerbate variability through increased hardware errors. Such variabilities are not addressed by today’s mainstream computer and embedded systems which instead require that hardware satisfy unnecessarily stringent requirements and/or use more power than needed. Even with such requirements\, existing hardware still occasionally suffer machine crashes which are at best a nuisance and at worst can have catastrophic consequences (e.g.\, a reboot of an on-board computer that may have been involved in a recent plane-crash). These ill-effects of hardware variability can be remedied with the help of a new generation of software – which the UCI group proposed to investigate through this expedition effort. \n\n\n\n\n\n\n\n\nVariability JPEGs : In the UCLA lab of Variability co-PI Puneet Gupta\, JPEG compression of the same image done with variability-aware software (at right) produced the same result in quality — but using more than 40% less power.\n\n\n\nThe research team seeks to develop computing systems (integrated hardware-software packages) that will be able to sense the nature and extent of variations in their hardware circuits\, and expose these variations to software\, i.e.\, compilers\, operating systems\, and applications\, so as to drive adaptations in the software to overcome the variability present. “A major goal of this project is to break down the rigid interfaces between software and hardware\, so that software can proactively address variability in the underlying hardware\,” said Dutt. “The ability of software to detect\, monitor\, adapt and predict variations in the underlying hardware will be critical to the success of this project\, and our team at Irvine will investigate compile-time and run-time software strategies for overcoming hardware variations” added Nicolau. \nThe multi-university center will be led by Professor Rajesh Gupta at the University of California\, San Diego\, and includes besides UCI\, the University of California\, Los Angeles; the University of Illinois at Urbana-Champaign; the University of Michigan; and Stanford University. “The proposed research spans a number of areas of computing – software\, hardware\, and computer-aided design. Bren School participation recognizes the excellence of our faculty and our tradition of research collaborations across the wide spectrum of modern computing\,’’ said Hal Stern\, Ted and Janice Smith Family Foundation Dean of the Donald Bren School of Information and Computer Sciences. \n\n\n\n\n\n\n\n\nFirst Responders Calit2: Spending 40% less energy on handheld platforms thanks to variability-aware software would be a real boon to medical first responders sharing situational awareness in the field (pictured here on the UC San Diego campus during a county-wide disaster drill at Calit2\, home base for the Variability Expedition).\n\n\n\nVariability-aware computing systems would benefit the entire spectrum of embedded\, mobile\, desktop and server-class applications by dramatically reducing hardware design and test costs for computing systems\, while enhancing their performance and energy efficiency. Many in-demand applications – from search engines to medical imaging – would also benefit\, but the project’s initial focus will be on wireless sensing\, software radio and mobile platforms of all kinds – with plans to transfer advances in these early areas to the marketplace. “The research will provide significant societal benefits\, including advances in server-class computing to benefit science itself\, and improved energy efficiency of buildings\, smart grids and transportation\, among other application domains\,” added Dutt. “Energy efficiency has become\, over the last few years\, one of the most critical goals for many industries\, especially computing. As such\, the advances promised by this expeditions project cannot be overstated. The success of this effort promises to revolutionize the computing industry\, with implications that stretch far beyond computing itself\, ” said Sandy Irani\, chair of the computer science department. \n\n\n\n\n\n\n\n\nGreenLight Instrument: Variability Expedition principal investigator Rajesh Gupta in front of the GreenLight Instrument — a modular data center at UC San Diego equipped to gauge the energy efficiency of computing systems like the ones to be developed under the new Expeditions in Computing project.\n\n\n\nTo ensure that the project reflects real-world challenges in the computing industry\, organizers have recruited a high-powered Technical Advisory Board that initially includes top industry executives from HP\, ARM\, IBM and Intel. “The Center for Embedded Computing systems (CECS)\, as the oldest such center in the nation\, has a long history of working with key industrial players such as IBM\, Intel\, HP\, etc. in developing new technologies that significantly impact and are directly applicable in the high-tech industry. The Variability Expedition project follows in this tradition and is likely to significantly improve the ability of industries to develop energy efficient and highly resilient software and hardware platforms for a diverse range of applications\,” said Dan Gajski\, CECS director. \nMore details about the project are available at http://www.variability.org.
URL:https://www.cecs.uci.edu/event/nsf-funds-expedition-into-software-for-efficient-computing-in-the-age-of-nanoscale-devices/
CATEGORIES:Awards
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100803T150000
DTEND;TZID=America/Los_Angeles:20100803T160000
DTSTAMP:20231011T182656Z
CREATED:20231011T182656Z
LAST-MODIFIED:20231011T182656Z
UID:14268-1280847600-1280851200@www.cecs.uci.edu
SUMMARY:Towards Practical High-Level Synthesis from Large Behavioral Descriptions
DESCRIPTION:Towards Practical High-Level Synthesis from Large Behavioral Descriptions\n\n\n\n\nSpeaker\n\n\nDr. Yuko Hara-Azumi\nNagoya University\, Japan\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nNikil Dutt\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 3011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nAugust 3\, 2010\nLecture begins at 3:00PM \n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nDue to the continuously increasing size and complexity of LSIs\, the traditional Register-Transfer Level (RTL) design with Hardware Design Languages (HDLs) is approaching its limit on design productivity. High-level synthesis\, which automatically synthesizes an RTL circuit from a behavioral description\, is expected as a promising solution to improve design productivity. However\, the LSI design has not been completely shifted from the traditional RTL design with HDLs to high-level synthesis yet since the quality of automatically synthesized RTL circuits through high-level synthesis can be inferior to that of human-designed ones\, which is especially serious for large designs.  \nThe goal of my work is to develop practical technologies of “high-level synthesis from large behavioral descriptions”. In this talk\, first\, one of my thesis works\, which revealed some problems in current technologies of high-level synthesis\, is briefly presented. Then\, previous/ongoing works which tackle with the problems are presented.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nYuko Hara-Azumi received her Ph.D. degree in information science from Nagoya University in 2010. Currently she is a research fellow of the Japan Society for the Promotion and Science at Nagoya University. Also\, she serves as a visiting researcher at Ritsumeikan University and University of California\, Irvine. Her research interests include high-level synthesis and compiler techniques.
URL:https://www.cecs.uci.edu/event/towards-practical-high-level-synthesis-from-large-behavioral-descriptions/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100720T150000
DTEND;TZID=America/Los_Angeles:20100720T160000
DTSTAMP:20231011T193349Z
CREATED:20231011T185036Z
LAST-MODIFIED:20231011T193349Z
UID:14353-1279638000-1279641600@www.cecs.uci.edu
SUMMARY:Microsoft Ranking places CECS 6th in the World
DESCRIPTION:Microsoft Ranking Places CECS 6th in the World\nJuly 20\, 2010\n\nThe recently published Academic Research Ranking by Microsoft Corp (http://academic.research.microsoft.com/) ranks 20 Computer Science topics from Algorithms and Theory to the World Wide Web including 2.4 million publications. In the specific topic titled Hardware and Architecture\, which is particularly pertinent to the UCI Center for Embedded Computer Systems (CECS)\, it ranks over one-hundred thousand researchers world wide. CECS is very highly ranked by sharing 6th place with MIT\, UCLA\, Princeton and UIUC with 4 faculty in the top 100. First on the list is UCB with 10 in 100\, followed by Stanford with 9\, Michigan with 7 and UCSD and CMU with 5 faculty members in the top 100. \nThis faculty ranking affirms CECS reputation as one of the leading centers for embedded systems research and technology. \n“I heartily extend my congratulations to the Center for Embedded Computer Systems faculty\, students and staff.  It is an honor for the Samueli School faculty to be listed among the world’s top faculty in the field of computer hardware and architecture\,” said Rafael L. Bras\, distinguished professor and dean of The Henry Samueli School of Engineering. \nProf. Gajski\, the CECS Director\, said that he is very happy that the research of CECS faculty has been recognized and appreciated around the world. He is also hoping that such recognition will help improve the ranking of our schools\, the School of ICS and the School of Engineering\, as well as improving the standing of UCI in the ranking of world universities (http://www.arwu.org/).
URL:https://www.cecs.uci.edu/event/microsoft-ranking-places-cecs-6th-in-the-world/
CATEGORIES:Awards
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100621T150000
DTEND;TZID=America/Los_Angeles:20100621T160000
DTSTAMP:20231011T193551Z
CREATED:20231011T185037Z
LAST-MODIFIED:20231011T193551Z
UID:14357-1277132400-1277136000@www.cecs.uci.edu
SUMMARY:EcoExec: An Interactive Execution Framework for Ultra Compact Wireless Sensor Nodes
DESCRIPTION:Release Date: June 21\, 2010Download pdf: EcoExec: An Interactive Execution Framework for Ultra Compact Wireless Sensor Nodes  \nEcoExec is a host-assisted interactive execution environment for wireless sensing systems. Users can interact with sensor nodes by viewing attributes and invoking functions via a command-line interface. Functions that are not resident in the node’s firmware are automatically compiled on the host\, packaged up and downloaded to the node\, linked\, and executed\, all seamlessly and transparently to the user. By packaging these features in a dynamically object-oriented programming environment such as Python\, EcoExec enables programmers to experiment with features of the wireless sensor nodes and to rapidly develop application software. Most importantly\, EcoExec empowers resource-constrained wireless sensor platforms with rich functionalities that would otherwise be prohibitive\, thanks to its host-assisted execution feature with code swapping over the network. Experimental results on actual wireless sensor platforms show EcoExec to perform effectively with negligible observed overhead to the user.
URL:https://www.cecs.uci.edu/event/ecoexec-an-interactive-execution-framework-for-ultra-compact-wireless-sensor-nodes/
CATEGORIES:Other Events
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100617T150000
DTEND;TZID=America/Los_Angeles:20100617T160000
DTSTAMP:20231011T182656Z
CREATED:20231011T182656Z
LAST-MODIFIED:20231011T182656Z
UID:14269-1276786800-1276790400@www.cecs.uci.edu
SUMMARY:Location and Time in Sensor Networks
DESCRIPTION:Automatic Design Space Exploration for Chip Multi-Processors\n\n\n\n\nSpeaker\n\n\nDr. Cristina Silvano\,\nPolitecnico di Milano\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nAlex Veidenbaum\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 3011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nJune 17 \, 2010\nRefreshments at 10:30 am\, Lecture begins at 11:00 am\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nGiven the increasing complexity of Chip Multi-Processors\, a wide range of architecture parameters (number of processors\, processor issue width\, L1 & L2 cache size\, etc.) must be tuned to find the best trade-off in terms of multiple metrics (energy\, delay\, bandwidth\, area\, etc.). Multi-Objective exploration of the huge design space of next generation CMPs cannot be anymore based on intuition and past experience of the design architects. Automatic Design Space Exploration is necessary to support systematically the exploration and the quantitative comparison in terms of multiple objectives. This talk addresses these problems by presenting MULTICUBE Explorer\, an open-source tool to support an automatic and fast optimization of configurable system-on-chip architectures towards a set of objective functions such as energy and delay. MULTICUBE Explorer provides a set of innovative sampling and optimization techniques to help finding the multi-objective Pareto points. Design of Experiments techniques are used to identify the experimentation plan where the set of tunable design parameters can vary. Response Surface Modeling techniques are used to obtain a response surface of the system behavior based on the set of data generated by DoE. MULTICUBE Explorer can also provide some support for run-time management of system resources.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nShe is an Associate Professor in Computer Engineering at Politecnico di Milano (Italy). Her primary research interests are in the area of Computer Architectures and Electronic Design Automation\, with particular emphasis on design space exploration techniques and low- power design techniques for multi-processor systems-on-chip. She is co-author of more than seventy scientific papers on international journals and conferences\, collecting one best paper award. She was co-author of the book: Power Estimation and Optimization Methodologies for VLIW-Based Embedded Systems\, published by Kluwer Academic Publisher (2003). She also holds some international patents. She participated to a number of national and international research projects. She is currently the European Coordinator of the on-going project FP7-MULTICUBE-216693 “Multi-objective design space exploration of multi-processor SoC architectures for embedded multimedia applications” (Jan. 2008 – June 2010). >From 2010\, she is also the Project Coordinator of the project FP7-2PARMA-248716 on “Parallel paradigms and run-time management techniques for many-core architectures.”
URL:https://www.cecs.uci.edu/event/location-and-time-in-sensor-networks/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100615T150000
DTEND;TZID=America/Los_Angeles:20100615T160000
DTSTAMP:20231011T182656Z
CREATED:20231011T182656Z
LAST-MODIFIED:20231011T182656Z
UID:14270-1276614000-1276617600@www.cecs.uci.edu
SUMMARY:Secure VLSI Test Methods
DESCRIPTION:Secure VLSI Test Methods\n\n\n\n\nSpeaker\n\n\nDr. Ramesh Karri\nPolytechnic University\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nIan Harris\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 3011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nJune 15 \, 2010\nRefreshments at 10:30 am; Lecture begins at 11:00 am\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nDesign for Test (DFT) techniques improve access to the internal state of hardware either by improving control of internal nodes from the primary inputs or by improving observation of values on internal nodes at the primary outputs or both. On the other hand\, from a security perspective\, hardware should minimize controllability and observability of the internal state to a minimum. In this talk we will discuss our research on secure DFT architectures that reconcile Testability and Security.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nRamesh Karri is an Associate Professor in the Department of Electrical and Computer Engineering. Prof. Karri’s research interests are in the areas of secure hardware design\, computer-aided secure hardware design\, high-speed architectures for network protocols and encryption\, and computer-aided design of fault-tolerant nanoscale systems. \nProf. Karri is the recipient of an NSF CAREER award\, an Alexander Humboldt Fellowship and several grants including from the National Science Foundation\, the Air Force Research Labs and Army. Most recently\, Prof. Karri has been a co-PI with Program Director Nasir Memon on the just-awarded $2.124 million NSF grant from the National Science Foundation research and teaching of security and privacy issues on the Internet and other critical information infrastructure and is a founding member of the Center for Research in Interdisciplinary Studies in Security and Privacy at NYU. \nProfessor Karri received his MS in Computer Engineering at the University of California (1992)\, and his PhD in Computer Science also at the University of California (1993).
URL:https://www.cecs.uci.edu/event/secure-vlsi-test-methods/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100611T150000
DTEND;TZID=America/Los_Angeles:20100611T160000
DTSTAMP:20231011T182656Z
CREATED:20231011T182656Z
LAST-MODIFIED:20231011T182656Z
UID:14271-1276268400-1276272000@www.cecs.uci.edu
SUMMARY:The Inevitable Use of High Level Synthesis in Complex SoC Designs
DESCRIPTION:The Inevitable Use of High Level Synthesis in Complex SoC Designs\n\n\n\n\nSpeaker\n\n\nDr. Benjamin Schaefer\,\nNEC Research Lab\, Japan\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nElaheh Bozorgzadeh\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 413\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nJune 11 \, 2010\nLecture begins at 11:00 am (Lecture Cancelled)\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nESL is becoming main stream when modeling complete SoCs in order to evaluate different architectural trade-offs and get some early performance estimates. These models are mainly described in SystemC. The central question that remains is if these models can ultimately be synthesized in order to further reduce the development cycle or if these models need to be manually described and integrated at the RT-level. This talk addresses how complete SoCs can be fully designed in C.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nBenjamin received his Ph.D from the University of Birmingham\, UK in 2003 \, where he investigated the acceleration of numerical intensive algorithms on reconfigurable computing platforms. He then moved to UCLA as a postdoctoral researcher working in the area of High Level synthesis and then moved to Seoul National University\, Korea where he worked on thermal estimation and reduction issues in VLSI circuits. Since 2007 he is with NEC’s Central Research Laboratory in Japan\, working on System and High Level Synthesis.
URL:https://www.cecs.uci.edu/event/the-inevitable-use-of-high-level-synthesis-in-complex-soc-designs/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100527T150000
DTEND;TZID=America/Los_Angeles:20100527T160000
DTSTAMP:20231011T182656Z
CREATED:20231011T182656Z
LAST-MODIFIED:20231011T182656Z
UID:14272-1274972400-1274976000@www.cecs.uci.edu
SUMMARY:Location and Time in Sensor Networks
DESCRIPTION:Location and Time In Sensor Networks\n\n\n\n\nSpeaker\n\n\nDr. Ryo Sugihara\,\nUniversity of California\, San Diego\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nElaheh Bozorgzadeh\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 4011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nApril 30\, 2010\nRefreshments at 10:30 am\, Lecture begins at 11:00 am\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nIn this talk I will present two of my projects related to location and time in sensor networks. First is location-based job scheduling. Specifically I will talk about the use of controlled mobility for data collection in sensor networks. As controllable mobile nodes (called “data mules”) travel across the sensor field to bring the data back to the base station\, how the data mules choose their paths\, change speed\, and schedule communication are important problems for minimizing the data collection latency. We formulated the problem as a scheduling problem called data mule scheduling (DMS) problem. This is an interesting extension to traditional job scheduling problem: each job has release and deadline on the location axis instead of the time axis. We have analyzed the complexity for several different mobility models and designed optimal and approximate algorithms. I will also talk about the similarity with dynamic voltage scaling problem.  \nIn the second part\, I will introduce our recent work on clock synchronization protocol in sensor networks. Although clock synchronization has been studied for a long time in sensor networks as well as in distributed systems\, recent synchronization protocols for sensor networks have been mostly focused on achieving good average accuracy. While these protocols achieve microsecond-order accuracy\, many of them do not have any guarantees on the worst case. However\, as sensor networks become used more widely or incorporated into larger systems in the form of CPS (cyber-physical system)\, the notion of guaranteed performance increases importance much more than ever. To deal with this\, our work is focused on providing guaranteed accuracy in clock synchronization. Based on observation of the characteristics of crystal oscillators on sensor nodes\, our synchronization protocol achieves much tighter accuracy guarantee than the classical methods (sometimes called “interval-based clock synchronization algorithms”) can provide.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\nRyo Sugihara received the BE and ME degrees in mechanical engineering from the University of Tokyo\, Japan\, in 1997 and 1999\, respectively. He received the PhD degree in computer science in 2009 from the University of California\, San Diego\, where he is currently working as a postdoctoral researcher. Previously\, he worked at the IBM Tokyo Research Laboratory\, where he was engaged in research and development on video digital watermarking and large-scale video streaming. His current research interests include sensor networks and mobile ad hoc networks. He was a recipient of the Best Paper Award of the Systems track at IEEE DCOSS 2008.
URL:https://www.cecs.uci.edu/event/location-and-time-in-sensor-networks-2/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100519T150000
DTEND;TZID=America/Los_Angeles:20100519T160000
DTSTAMP:20231011T183702Z
CREATED:20231011T183702Z
LAST-MODIFIED:20231011T183702Z
UID:14316-1274281200-1274284800@www.cecs.uci.edu
SUMMARY:Code Layout Optimization for Remote Progressive Code Update for Networked Embedded Systems
DESCRIPTION:Code Layout Optimization for Remote Progressive Code Update for Networked Embedded Systems\nby Jinsik Kim \nLocation: Engineering Hall 2111 \nDate and Time: November 18\, 2009 2:00pm \nCommittee:\nProf. Pai H. Chou (Chair)\nProf. Tony Givargis\nProf. Rainer Doemer \nAbstract:\nMany embedded systems need to have their firmware updated several times over the lifetime of the system after deployment. While those based on binary differencing suffer from unpredictable code shift\, overwriting the entire firmware image may be too costly for those connected by slow\, unreliable\, or expensive data links. In other words\, firmware update over a network connection is an essential but expensive feature for many embedded systems due to the relatively high power consumption and limited bandwidth. \nTo solve these problems\, we propose a new technique by exploiting high-level knowledge about the source program structure in laying out the binary image. Specifically\, we show that by laying out code in order of the cyclomatic complexity of the routines\, the code will evolve with minimal Hamming distance between successive revisions as the code evolves. This code layout technique has the benefits of minimizing bandwidth and power requirements for remote firmware update while also minimizing the wearing of the non-volatile program memory.For another target physical memory\, our work proposes a page-level\, link-time technique that minimizes not only the size of patching scripts but also perturbation to the firmware memory\, over the entire sequence of updates in the system’s lifetime. Experimental results show our technique to reduce the energy consumption of firmware update by 30–42% over the state-of-the-art.
URL:https://www.cecs.uci.edu/event/code-layout-optimization-for-remote-progressive-code-update-for-networked-embedded-systems/
CATEGORIES:PhD Defenses
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100430T150000
DTEND;TZID=America/Los_Angeles:20100430T160000
DTSTAMP:20231011T182854Z
CREATED:20231011T182854Z
LAST-MODIFIED:20231011T182854Z
UID:14273-1272639600-1272643200@www.cecs.uci.edu
SUMMARY:Customizable Domain-Specific Computing
DESCRIPTION:Customizable Domain-Specific Computing\n\n\n\n\nSpeaker\n\n\nDr. Jason Cong\,\nCenter for Domain-Specific Computing\,\nUniversity of California\, Los Angeles\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nElaheh Bozorgzadeh\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 6011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nApril 30\, 2010\nRefreshments at 10:30 am\, Lecture begins at 11:00 am\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\n\n \nIn order to meet ever-increasing computing needs and overcome power density limitations\, the computing industry has halted simple processor frequency scaling and entered the era of parallelization\, with tens to hundreds of computing cores integrated in a single processor\, and hundreds to thousands of computing servers connected in a warehouse-scale data center. However\, such highly parallel\, general-purpose computing systems still face serious challenges in terms of performance\, power\, heat dissipation\, space\, and cost. We believe that we need to look beyond parallelization and focus on domain-specific customization as the next opportunity to bring orders-of-magnitude power-performance efficiency improvement to important classes of applications. This challenge requires a great deal of innovation in architecture\, compilation\, and runtime system design\, and offers many exciting and challenging research opportunities. \nI shall talk about the ongoing work at the newly established Center for Domain-Specific Computing supported by the NSF Expeditions in Computing award. Our proposed domain-specific customizable computing platform includes: \n1) a wide range of customizable computing elements\, from heterogeneous fixed cores to coarse-grain customizable cores\, and to fine-grain field-programmable circuit fabrics; \n2) customizable high-performance radio frequency interconnects; \n3) highly automated compilation tools and runtime management software systems for application development; \nand \n4) a general\, reusable methodology for customizable computing applicable across different domains. \nBy combining these critical capabilities\, we aim to provide a supercomputer-in-a-box that is customized to a particular application domain with much higher performance/power efficiency. We choose application domains in healthcare to demonstrate our approach.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\nShort biography available at Dr. Jason Cong’s Web Site.
URL:https://www.cecs.uci.edu/event/customizable-domain-specific-computing/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100422T150000
DTEND;TZID=America/Los_Angeles:20100422T160000
DTSTAMP:20231011T182854Z
CREATED:20231011T182854Z
LAST-MODIFIED:20231011T182854Z
UID:14274-1271948400-1271952000@www.cecs.uci.edu
SUMMARY:Wireless Health Systems
DESCRIPTION:Wireless Health Systems\n\n\n\n\nSpeaker\n\n\nDr. Ani Nehapetian\,\nUniversity of California\, Los Angeles\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nElaheh Bozorgzadeh\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 4011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nApril 22\, 2010\nRefreshments at 1:30 pm\, Lecture begins at 2:00pm\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nOne of the most urgent and daunting tasks of our time is providing quality health care in the face of increasing incidence of disease\, aging populations\, and soaring costs. The proliferation of lightweight and heterogeneous embedded systems holds the promise of revolutionizing the accessibility\, quality\, financing\, and delivery of healthcare in much the same way that low-cost cellular phone technology dramatically changed telecommunications worldwide. However\, significant research challenges must be addressed before this wireless health model can reach its full potential.  \nThe talk will include an overview of various devices and systems under development at the UCLA Wireless Health Institute. Additionally\, it will consider important research issues\, including security and and data management.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nDr. Ani Nahapetian is currently a researcher with the UCLA Wireless Health Institute and a visiting assistant professor with the UCLA Computer Science department. She received her Ph.D and M.S. in Computer Science\, and B.S. in Computer Science and Engineering\, all from UCLA. Her research interests include embedded systems with health applications\, algorithm design for reconfigurable and low-power embedded systems\, and hardware security.
URL:https://www.cecs.uci.edu/event/wireless-health-systems/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20100110T150000
DTEND;TZID=America/Los_Angeles:20100110T160000
DTSTAMP:20231011T193349Z
CREATED:20231011T185036Z
LAST-MODIFIED:20231011T193349Z
UID:14354-1263135600-1263139200@www.cecs.uci.edu
SUMMARY:EDAA Lifetime Achievement Award 2010 goes to Daniel D. Gajski
DESCRIPTION:EDAA Lifetime Achievement Award 2010 goes to Daniel D. Gajski\n\nJanuary 10\, 2010\n\nAdapted from EDAA Press Release:\nThe EDAA Lifetime Achievement Award 2010 goes to Daniel D. Gajski. \nThe Lifetime Achievement Award is given to individuals who made outstanding contributions to the state of the art in electronic design\, automation and testing of electronic systems in their life. In order to be eligible\, candidates must have made innovative contributions which had an impact on the way electronic systems are being designed. \nUCI Vice Chancellor for Research Susan Bryant congratulates Professor Gajski for this outstanding achievement: “His establishment and leadership of the Center for Embedded Computer Systems as a campus Organized Research Unit reflects the world-class research being undertaken at UCI.  We look forward to the continued success and world-wide recognition of Dr. Gajski and the Center for Embedded Computer Systems.“ \nPast recipients have been Kurt Antreich (2003)\, Hugo De Man (2004)\, Jochen Jess (2005)\, Robert Brayton (2006)\, Tom W. Williams (2007)\, Ernest S. Kuh (2008) and Jan M. Rabaey (2009). The Award will be presented at the plenary session of the 2010 DATE Conference\, to be held 8-12 March in Dresden\, Germany. \nDaniel D. Gajski received the Dipl. Ing. and M.S. degrees in Electrical Engineering from the University of Zagreb\, Croatia\, and the Ph.D. degree in Computer and Information Sciences from the University of Pennsylvania\, Philadelphia\, in 1974. After 10 years of industrial experience in digital circuits\, supercomputing\, and VLSI design\, he spent 10 years in academia with the Department of Computer Science at the University of Illinois\, Urbana-Champaign. Presently\, he is a Full Professor in the Department of Electrical Engineering and Computer Science at the University of California\, Irvine. He holds the Henry Samueli Endowed Chair in Computer System Design and is the Director of the Center for Embedded Computer Systems at UCI. \nDaniel Gajski has made many fundamental contributions to areas spanning from electronic design automation to embedded systems. He is considered among the founding fathers of the push in electronic design methods towards higher levels of abstractions and their relationship to system architectures and has been a leader in establishing the fields of Silicon Compilation\, High-Level Synthesis\, and System-Level Design. \nDaniel Gajski has published over 250 journal and conference papers\, has edited\, authored and co-authored a total of seven books and numerous book chapters\, and has received several best-paper awards and nominations. He has been named an IEEE Fellow for contributions to VLSI design\, system-level design methodologies and CAD tools and also has been presented with an honorary doctorate from the University of Oldenburg\, Germany\, in 2006 in recognition of his contributions in the areas of embedded systems and design science. \nMore information and electronic version of this Press Release available at: http://www.edaa.com/
URL:https://www.cecs.uci.edu/event/edaa-lifetime-achievement-award-2010-goes-to-daniel-d-gajski-2/
CATEGORIES:Awards
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20091214T150000
DTEND;TZID=America/Los_Angeles:20091214T160000
DTSTAMP:20231011T192949Z
CREATED:20231011T180835Z
LAST-MODIFIED:20231011T192949Z
UID:14246-1260802800-1260806400@www.cecs.uci.edu
SUMMARY:STP Engine\, a C-based Programmable HW Core featuring Massively Parallel and Reconfigurable PE Array: its Architecture\, Tool\, and Real System Usecases
DESCRIPTION:STP Engine\, a C-based Programmable HW Core featuring Massively Parallel and Reconfigurable PE Array: its Architecture\, Tool\, and Real System Usecases\n\n\n\n\nSpeaker\n\n\nDr. Masato Motomura\,\nSystem IP Core Research Laboratories\, NEC Corporation\,\nJapan\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nProfessor Nikil Dutt\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 3011\, University of California\, Irvine\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nDecember 14\, 2009\nRefreshments at 1:30pm; Talk begins 2:00pm\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nStream Transpose (STP) Engine is a programmable HW core to accelerate stream processing in modern system LSIs. It is composed of an array of numerous numbers of processing and memory elements as well as an intelligent data streaming HW mechanism. Key differentiation from other many-core type parallel architectures lies in its programming model: i.e.\, a design tool based on high-level HW synthesis technology compiles a C source code into a set of pseudo HW configurations which are spatially and temporally mapped onto the array. The STP engine is productized in 90nm-generation system LSIs\, and is targeted for wider-range use in forthcoming generations beyond 40nm.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\nDr. Motomura received EE doctorial degree from Kyoto University in 1996. He has been engaged in research of various LSI architectures\, such as functional memories\, parallel processors\, and reconfigurable arrays in NEC research laboratories since 1987. From 2002 to 2009\, he led technology and business development of STP Engine in NEC Electronics. He was also the winner of 1992 IEEE JSSC Best Paper Award.
URL:https://www.cecs.uci.edu/event/stp-engine-a-c-based-programmable-hw-core-featuring-massively-parallel-and-reconfigurable-pe-array-its-architecture-tool-and-real-system-usecases/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20091118T150000
DTEND;TZID=America/Los_Angeles:20091118T160000
DTSTAMP:20231011T183702Z
CREATED:20231011T183702Z
LAST-MODIFIED:20231011T183702Z
UID:14317-1258556400-1258560000@www.cecs.uci.edu
SUMMARY:Low-Complexity and High-Throughput Protocols for Wireless Sensor Networks
DESCRIPTION:Low-Complexity and High-Throughput Protocols for Wireless Sensor Networks\nby Chongjing Chen \nLocation: Engineering Hall 2210 \nDate and Time: November 18\, 2009 2:00pm \nCommittee:\nProf. Pai H. Chou (Chair)\nProf. Stephen Jenks\nProf. Rainer Doemer \nAbstract:\nWireless technologies have enabled mobility and convenience by eliminating cumbersome wires. Wireless sensor nodes must be made small and low power without sacri?cing performance. In addition to task scheduling\, the densely distributed wireless sensor nodes must run communication protocols to achieve better utilization and reliable communication. While many researchers work on wireless sensor networks that are densely distributed\, they assume low duty cycling and trivial data rate. Unfortunately\, this is a great mismatch with many real-world applications that require the high data rate. Furthermore\, most wireless communication protocols are too complicated to be used on compact wireless sensor nodes with limited RAM and ROM. \nTo address these issues\, we propose a lightweight multiple access control protocol to enable relatively high data rate and densely distributed deployment. It can achieve reliable communication on resource-constrained wireless sensor nodes and minimizes the protocol complexity to reduce the memory footprint. The protocol can also work under high utilization of air bandwidth without collision. While civil engineers are concerned about the sampling rate at 100 Hz for structure monitoring\, our system with this protocol can scale up to 50 wireless sensor nodes and stream real-time data in the same frequency channel at 100 Hz sampling rate. We also propose a compact\, multi-channel protocol with high scalability and small memory footprint. This multiple access control protocol enables wireless sensor nodes to transmit sensing data over multiple frequency channels to achieve a higher throughput than a system with only a single frequency channel. We integrate our protocol with a giant tiled display system\, HIPerWall\, to show the real-time sensing data at a high resolution without downsampling. Last\, we perform a thorough evaluation to study the channel characteristics of a wearable wireless sensor node. We vary several di?erent parameters\, the RF transmission power\, distance\, height\, and angle to observe the packet loss rates. These experimental results can be used for constructing a more reliable wireless communication for wireless sensor networks.
URL:https://www.cecs.uci.edu/event/low-complexity-and-high-throughput-protocols-for-wireless-sensor-networks/
CATEGORIES:PhD Defenses
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20091118T150000
DTEND;TZID=America/Los_Angeles:20091118T160000
DTSTAMP:20231011T182854Z
CREATED:20231011T182854Z
LAST-MODIFIED:20231011T182854Z
UID:14275-1258556400-1258560000@www.cecs.uci.edu
SUMMARY:Concurrency and Communication: Lessons from the SHIM Project
DESCRIPTION:Concurrency and Communication: Lessons from the SHIM Project\n\n\n\n\nSpeaker\n\n\nDr. Stephen A. Edwards\,\nColumbia University\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nProfessor Tony Givargis\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 4011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nNovember 18\, 2009\nRefreshments at 10:30 am\, Lecture begins at 11:00am\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nDescribing parallel hardware and software is difficult\, especially in an embedded setting. Five years ago\, we started the SHIM project to address this challenge by developing a programming language for hardware/software systems. The resulting language describes asynchronously running processes that has the useful property of scheduling-independence: the I/O of a SHIM program is not affected by any scheduling choices. I will present a history of the SHIM project with a focus on the key things we have learned along the way.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\nStephen A. Edwards received the B.S. degree in Electrical Engineering from the California Institute of Technology in 1992\, and the M.S. and Ph.D degrees\, also in Electrical Engineering\, from the University of California\, Berkeley in 1994 and 1997 respectively. He is currently an associate professor in the Computer Science Department of Columbia University in New York\, which he joined in 2001 after a three-year stint with Synopsys\, Inc.\, in Mountain View\, California. His research interests include embedded system design\, domain-specific languages\, and compilers.
URL:https://www.cecs.uci.edu/event/concurrency-and-communication-lessons-from-the-shim-project/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20091117T150000
DTEND;TZID=America/Los_Angeles:20091117T160000
DTSTAMP:20231011T182855Z
CREATED:20231011T182855Z
LAST-MODIFIED:20231011T182855Z
UID:14276-1258470000-1258473600@www.cecs.uci.edu
SUMMARY:Advanced SoC Architectures for Multiple DRAMs (Enabled by 3D Die Stacking)
DESCRIPTION:Advanced SoC Architectures for Multiple DRAMs\n(Enabled by 3D Die Stacking)\n\n\n\n\nSpeaker\n\n\nDr. Sungjoo Yoo\nPOSTECH\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nProfessor Nikil Dutt\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nDonald Bren Hall (DBH) 3011\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nNovember 17 \, 2009\nRefreshments at 1:30 pm\, Lecture begins at 2:00 pm\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nThe performance of data-intensive applications is mostly determined by the bandwidth and latency of off-chip DRAM. In order to improve the bandwidth and latency characteristics\, multiple memory-based solutions (enabled by 3D stacking of memory dies on top of LSI dies) are being actively investigated. With multiple DRAMs\, we come to face new architectural problems\, especially\, in memory controllers and on-chip network. In this talk\, we will discuss the architectural problems caused by multiple memories and present our solutions (request parallelizer\, in-network reorder buffer\, etc.) to address the problems. We will summarize this talk with some speculations on future SoC architectures with multiple memories.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nDr. Sungjoo Yoo received B.S.\, M.S.\, and Ph.D. at Seoul National University\, Korea\, in 1992\, 1995\, and 2000\, respectively. He worked at TIMA laboratory\, Grenoble\, France from 2000 to 2004 and worked as principal engineer at System LSI Division\, Samsung Electronics from 2004 to 2008. At Samsung\, he led a team which developed AMBA3-based on-chip bus architectures for mobile SoCs\, and low power design solutions such as dynamic voltage and frequency scaling (DVFS) algorithms and performed hardware/software co-optimization of solid state disk products. He joined POSTECH (Pohang university of science and technology) in August 2008. His current research interests include memory hierarchy and network-on-chip for many-core SoC\, low power design based on runtime-distribution and temperature-aware DVFS\, and power efficiency/performance/reliability improvement of solid state disk.
URL:https://www.cecs.uci.edu/event/advanced-soc-architectures-for-multiple-drams-enabled-by-3d-die-stacking/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20091116T150000
DTEND;TZID=America/Los_Angeles:20091116T160000
DTSTAMP:20231011T182855Z
CREATED:20231011T182855Z
LAST-MODIFIED:20231011T182855Z
UID:14277-1258383600-1258387200@www.cecs.uci.edu
SUMMARY:Energy Efficient Computing
DESCRIPTION:Energy Efficient Computing\n\n\n\n\nSpeaker\n\n\nProf. Tajana Simunic Rosing\,\nDepartment of CSE\,\nUC San Diego\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nProfessor Daniel Gajski\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nEngineering Hall (EH) 2430\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nNovember 16 \, 2009\nRefreshments at 1:30 pm\, Lecture begins at 2:00 pm\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nIn this talk\, we will present the algorithms we have developed at UCSD for lowering the energy consumption in computing systems. We derived optimal power management strategies for stationary workloads that have been implemented both in HW and SW. Run-time adaptation can be done via an online learning algorithm that selects among a set of policies. We generalized the algorithm to include thermal management since we found that minimizing the power consumption does not necessarily reduce the overall energy costs. To reduce the performance costs typically associated with state of the art thermal management techniques\, we also developed a new set of proactive management policies. The experimental results using real datacenter workloads on an actual multicore system show that our proactive technique is able to dramatically reduce the adverse effects of temperature by over 60%. Most recently we have shown that symbiotic scheduling of workloads in virtualized environments can lead to average 15% energy savings with 20% performance benefit in high utilization scenarios.We will also present some of the recent work that address the energy savings in battery powered systems\, as demonstrated in a new kind of “citizen infrastructure”\, an end-to-end health and environmental information system with near real-time data streams and feedback loops from the system to the sensing\, processing\, and actuation infrastructure. We have developed adaptive algorithms to tradeoff accuracy of computation versus the available energy for such systems\, while taking into account the energy harvesting capabilities.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nTajana Simunic Rosing is currently an Assistant Professor in Computer Science Department at UCSD\, a director of System Energy Efficiency Lab at UCSD and a head of the Energy efficient datacenter thrust as a part of the MuSyC center. Her research interests are energy efficient computing\, embedded and wireless systems. She finished her PhD at Stanford University. Prior to pursuing the PhD\, she worked as a Senior Design Engineer at Altera Corporation. She has served at a number of Technical Paper Committees\, and is currently an Associate Editor of IEEE Transactions on Mobile Computing.
URL:https://www.cecs.uci.edu/event/energy-efficient-computing/
CATEGORIES:Seminars at CECS
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20091112T150000
DTEND;TZID=America/Los_Angeles:20091112T160000
DTSTAMP:20231011T185436Z
CREATED:20231011T185436Z
LAST-MODIFIED:20231011T185436Z
UID:14365-1258038000-1258041600@www.cecs.uci.edu
SUMMARY:NEC’s Manycore Platforms for Low-Power Embedded System
DESCRIPTION:Naoki NishGeneral Manager\, NEC Central Research Labs\nTokyo\, Japan\nDonald Bren Hall 3011\nNovember 12\, 2009\nAbstract
URL:https://www.cecs.uci.edu/event/necs-manycore-platforms-for-low-power-embedded-system-2/
CATEGORIES:Other Events
END:VEVENT
END:VCALENDAR