BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//CECS - ECPv6.18.4//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://www.cecs.uci.edu
X-WR-CALDESC:Events for CECS
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20100314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20101107T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20110313T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20111106T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20120311T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20121104T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20110923T150000
DTEND;TZID=America/Los_Angeles:20110923T160000
DTSTAMP:20231011T182436Z
CREATED:20231011T182436Z
LAST-MODIFIED:20231011T182436Z
UID:14262-1316790000-1316793600@www.cecs.uci.edu
SUMMARY:Post-Silicon Patchable Hardware
DESCRIPTION:Post-Silicon Patchable Hardware\n\n\n\n\nSpeaker\n\n\nProf. Masahiro Fujita\nVLSI Design and Education Center (VDEC)\,\nThe University of Tokyo and CREST\n\n\n\n\n\n\n\n\n\n\n\nCECS Host\n\n\nProfessor Rainer Doemer\n\n\n\n\n\n\n\n\n\n\nLocation\n\n\nEH 3206\n\n\n\n\n\n\n\n\n\n\nDate & Time\n\n\nSeptember 23\, 2011\nSeminar begins at 2:00 PM\n\n\n\n\n\n\n\n\n\n\nAbstract\n\n\nWith the shorter time-to-market and the rising cost in SoC development\, the demand for post-silicon programmability has been increasing. Recently\, programmable accelerators have attracted more attention as an enabling solution for post-silicon engineering change. However\, programmable accelerators suffers from 5?10X less energy efficiency than fixed-function accelerators mainly due to their extensive use of memories. This paper proposes a highly energy-efficient accelerator which enables post-silicon engineering change by a control patching mechanism. Then\, we propose a patch compilation method from a given pair of an original design and a modified design. Experimental results demonstrate that the proposed accelerators offer high energy efficiency competitive to fixed-function accelerators and can achieve about 5X higher efficiency than the existing programmable accelerators.\n\n\n\n\n\n\n\n\n\n\nBiography\n\n\n\n \nMasahiro Fujita received his Ph.D. from the University of Tokyo in 1985. He is a professor in VLSI Design and Education Center (VDEC) at the University of Tokyo. Prior to joining the University of Tokyo in 2000\, he was director of CAD for VLSI in Fujitsu Laboratories of America for 6 years. He has done innovative works in the areas of digital design verification\, synthesis\, and testing. He has authored and co-authored 10 books\, and has over 150 publications. He has been given several research awards from Japanese scientific societies. His current research interests include synthesis and verification in higher level design stages\, hardware/sfotware co-designs and also digital/analog co-designs.
URL:https://www.cecs.uci.edu/event/post-silicon-patchable-hardware/
LOCATION:CA
CATEGORIES:Seminars at CECS
END:VEVENT
END:VCALENDAR