BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//CECS - ECPv6.18.4//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:CECS
X-ORIGINAL-URL:https://www.cecs.uci.edu
X-WR-CALDESC:Events for CECS
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20170312T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20171105T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20180311T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20181104T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20190310T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20191103T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20180411T150000
DTEND;TZID=America/Los_Angeles:20180411T160000
DTSTAMP:20231011T190729Z
CREATED:20231011T190725Z
LAST-MODIFIED:20231011T190729Z
UID:14516-1523458800-1523462400@www.cecs.uci.edu
SUMMARY:"A Compiler Infrastructure for Static and Hybrid Analysis of Discrete Event System Models"
DESCRIPTION:Title: “A Compiler Infrastructure for Static and Hybrid Analysis of Discrete Event System Models”\nSpeaker: Tim Schmidt\, University of California\, Irvine \nDate and Time: Friday\, April 20\, 2018 at 10:00AM-11:00PM \nLocation: Engineering Hall 3206 \nCommittee: Professor Rainer Doemer (Chair)\, Fadi Kurdahi\, Kwei-Jay Lin \nAbstract: \nThe design of embedded systems is a well-established research domain for many decades. However\, the constantly increasing complexity and requirements of state-of-the-art embed- ded systems pushes designers to new challenges while maintaining established design methodologies. Embedded system design uses the concept of Discrete Event Simulation (DES) to prototype and test the interaction of individual components. \nIn this dissertation\, we provide the Recoding Infrastructure for SystemC (RISC) compiler framework to perform static and hybrid analysis of IEEE SystemC models. On one hand\, RISC generates thread communication charts to visualize the communication between individual design components. The\nvisualization respects the underlying discrete event simulation semantics and illustrates the individual synchronization steps. On the other hand\, RISC translates a sequential model into a parallel model\nwhich effectively utilizes multi- and many-core host simulation platforms for faster simulation. This work extends the conflict analysis capabilities for libraries\, dynamic memory allocation\, channel instance awareness\, and references. Additionally\, the traditional thread level parallelism is extended with data level parallelism for even faster simulation.
URL:https://www.cecs.uci.edu/event/a-compiler-infrastructure-for-static-and-hybrid-analysis-of-discrete-event-system-models/
CATEGORIES:PhD Defenses
END:VEVENT
END:VCALENDAR