













































Outline					
System design trends					
Model-based synthesis					
Transaction level model generation					
Application to platform mapping					
Platform generation					
Cycle-accurate model generation					
Embedded System Design Chapter 4: System Synthesis	9/29/2011	24			





























Component Database							
	РЕ Туре	Cost	Speed	Capacity (Speed *6 sec)			
	CPU	2	100	600			
	DSP	1	50	300			
	HW	5	200	1200			
 Timing constraint: Application must complete in <6 seconds. Database of processing elements used for component selection Characterized by type, cost and speed Cost includes IP licensing, development, manufacturing etc. PE Computation <i>Capacity</i> = PE speed (in Mops) * timing constraint Indicates number of operations (in millions) that may be mapped to a PE while still meeting the timing constraints 							
Embedded System D © 2009: Gaiski, Abdi, Gerstlauer,	esign	Chapte	er 4: System S	Synthesis	9/29/2011	39	





Outline					
System design trends					
Model-based synthesis					
Transaction level model generation					
Application to platform mapping					
Platform generation					
Cycle-accurate model generation					
Embedded System Design Constraints Chapter 4: System Synthesis	9/29/2011	42			











Summary		
 Emergence of model-based system design Virtual platforms replace prototypes for early SW develop Increasing adoption of TLMs for SW/HW design Challenges for synthesis of large system designs Manual model development is time consuming and error Different platforms are needed for different application de Mapping application to a multi-core platform is complicate Need for well defined model semantics is needed and cycle-accurate levels Enables automatic TLM generation System synthesis becomes possible Future of system synthesis Based on formalized system level models such as TLM Automatic mapping of application to platform Automatic generation of application specific platforms 	pment r-prone omains ted at TLM	
Embedded System Design Construction Chapter 4: System Synthesis	9/29/2011	48