

Volume 7, Issue 3 **July '07**

CECS eNEWS



Center for Embedded Computer Systems, University of California, Irvine

NISC Technology Praised at DAC 2007

Highlights

- CECS at IESS 2007
- NISC Technology
- CECS at DAC 2007
- Heydari wins Guil**lemin-Cauer Award**
- Gorijara wins Hami and Best Paper Award

СE CSdeveloped No Instruction-Set-Computer (NISC) Technology is the next generati on of tools for De sign Synthesis. Before NISC. th e de signers had to choo se between hig h productivity and high quality but could not achi eve both simultaneously. Higher pr oductivity gains are po ssible through so ftware implementation using a processor,

but this option does not lead to high quality results. On the other ha nd, manual RTL implementation can improve quality but at the cost of increa sed d esign time a nd hence reduced productivity.



Unfortunately, technologi es su ch as High-Level Synthesis (HLS) and Application S pecific I nstruction-set P rocessors (ASIP) we re unable to deliver on their goals and bridge this gap completely. In

Continued on page 2

Inside this Issue:
NISC Technology
IESS 2007
DACS, Heydari
Continuations
Student Profile
Recent Publications
Blurb of the Quarter

2

3

4

5

6

7

8

Bita Gorjiara Takes Hami and Best Paper Award



Bita Gorjiara has won the p restigious Hami Award of Excellence in Engineering Education for the year 2007. Sponsored by the Fanni Reunion Founda-

nizes outstanding M.Sc. and Ph.D. graduates with a previous deg ree from University of Tehran. Each year,

Hami award is given to one or two stud ents with exce Ilent aca demic re cord i n terms of GPA, number of publications, and overall contribution in their field of study.

Bita has al so received the Best Studen t Paper Award for her journal paper, "Ultra-Fast and Efficient Algorith m for Energy Optimization b y G radientbased Stoch astic Voltag e and T ask Sch eduling." which has a lso bee n accepted for publi cation in ACM Tra nsactions on De sign Automa tion of Electronic Systems (TODAES).

This Continued on page 4

NEWS

Jelena and Gajski Receive IESS Best Paper Award

Jelena Trajkovic, a PhD candidate in computer science, and Pro fessor Daniel D Gaj ski, received best paper awa rd at the second Interna tional Embedded System Symposium that took pl ace in Irvine , California from May 30th to June 1st 2007. Their paper is title d "Automati c Data Path Generation from C Code for Custo m Processors." The paper was selected

from over 60 submissions on the basis of techni cal quality and presentation. The a uthors of the best p aper received an Altera Nios II Embedded Development Kit.

Automatic generation of architectures from C code is a fundamentally novel way of addressing the problem of system de sign. In traditional design methods, architecture is

assumed as fixed for implementing an application. Compilers must then figure out the best mapping of the application on the given archit ecture. This method m ay re sult in p oor p erformance be cause the give n architecture may not carry the be st features to execute the appli cation code. Moreover, the architecture may carry features that are

Continued on page 5

NISC Technology:: Cont'd from Front Page

ASIP, a base-p rocessor is "extend ed" to sup port a pplication-specific custom instructions. Findin g p roper custom instructions is a very ch allenging and time-consuming ta sk. Additi onally, since the b ase-processor is a lways extended, the designer must al ways pay for all of the resources of the baseprocessor even if the application d oes not use all of them. On the other hand, HLS offers a one-di rection path from application (C code) to implementation (RTL). HLS techniques typically can only supp ort a sub-set of languag e features and can handle small application size s. Additionally, the desi gner

cannot directly correlate the effect of applicatio n modifications to final impleme ntation quality metrics su ch as area, power, clock frequency, routable layout Therefore, the designer can only rely on try and error a nd guess work for improving the quality. Becau se of thi s majo r dra wback, result quality of HLS tools is significantly lower than manual RTL.

NISC techno logy combi nes tra ditional compile r, high-level sy nthesis, an d pro cessor-customization techniques; and provides a single universal technology/toolset for designing IPs ranging from simple components to custom processors in an MPSoC. In addition to application (C code) the d esigner can also cho ose to provide the datapath as input to the toolset. Therefore, it is possible to directly control different quality metrics of the final implementation. By providing a predictable path from specification to implementation, NI SC technology enables the designers to guickly generate very efficient designs.

For the past several yea rs, the Embe dded Systems Methodology Group at CECS has been workin g on the NISC toolset in orde r to turn the NISC Tech nology from an idea into reality. The bulk of the tools are now in a relatively mature state and the main NISC toolset, inclu ding a datap ath gene rator, a NISC com piler, and a n RTL generator are now avail able at NISC Te chnology website (http://www.cecs.uci.edu/~nisc) for download. An online version of the tools is also available which can be run in any internet browser without requiring any software instal-



lation. The tools can generate generic or Xilinx specific Verilog RTL from ANSI C code.

Currently, the NISC Te chnology comes with the com plete set of tools for gene rating IP blocks to be used in SoCs and e mbedded sy stems. These p roduction q uality tools have been rigorously tested and have been u sed in several com mercial and re search proj ects worldwide. The tools can be uses as fully functional C-to-RTL as well as custom-processor de sign toolset. The ESMG has bee n also info rmed that the NISC Technol ogy toolset i s al so being used by a research group in Japan for equivalence checking!

NISC Technology along with two other products of the ESMG was presented in the Design Automation Conference (DAC) of 20 07 h eld in San Diego, CA. Cl ose to 100 experts from indu stry and acad emia saw the NISC tools demo and many explicitly expressed that they were impressed by both the concept and the robustness of the tools. Semicondu ctor companies su ch as Q ualcomm showed interest in u sing the tool s while EDA comp anies such as Syn opsys we re intere sted in colla boration and further development of the technology.

Several peo ple from the press also visited the ESMG booth at DAC. After seein g the NISC dem o, John Cooley, the mode rator of famou's ESNUG newsletter (www.deepchip.com), left the booth say ing: "This is very interesting stuff, I will definitely write about it soon!"

EVENTS

CECS Co-Organizes IESS 2007, Runs Successful Conference

The International Embedded Systems Symposium IESS 2007, was held at the Beck man Center at UC Irvine from May 30 to June 1, 2007. Organized by the Computer

System Technology committee of the International Fede ration for Informatio n Pro cessing and co-organized by Rain er Do emer and Andreas Gerstlauer of CE CS, the 2007 conference was h eld in the Beckman Conference Center at UC Irvine. T he symp osium is a unique forum to present novel ideas, exchange timely research results, a nd discuss the state

of the art and future trends in the field of embedded systems. Over 60 participants from 13 different countries and from both industry and acadamia attended and too k active participation in this year's event, making **IESS 2007** a truly international and inter-



ded system design were also included.

The pap ers pre sented at this year's conference were the re sult of a rigorous d ouble-blind review process





Analysis and a solution of the solution of the

disciplinary conference on various embedded system topics.

Timely topics, techniques and trends in embedded system design were covered in 12 sessions at the conference, incl uding de sign methodology, spe cification and modeling, embedd ed sof tware an d hard ware synt hesis, networks-on-chip, distributed and networked systems, and system verifi cation an d validation. Particul ar em phasis was paid to automotive and medical application s, and a set of a ctual case studies and special a spects in embedimplemented by the technical pro gram committee. Out of a total

of 64 valid submissions, 35 papers had been accepted for publication, yielding a n overall acceptance rate of 54.7%. Based upon a strong technical program with 2 keynotes, 2 tutorials, and 1 panel, IESS 2007 was a very fruitful conference.

EVENTS

Payam Heydari Wins Guillemin-Cauer



Payam Heydari, associate professor of electrical engineering and computer science, and a Calit2 academic affiliate at UC Irvine, has won this year's prestigi ous Guillemin-Cauer Award from the IEEE Circuits and Systems Society. Heydari is also the reci pient of the 20 05 IEEE Circuits and Systems Society Darlington Award, which puts him in an elite group of only seven re searchers who, in the 40-yea r history of the awards, have received both.

Heydari was recognized for his paper "Model-Order Reduction Using Variation al Balanced Truncation with Spectral Shaping," which was published in the IEEE Transaction s on Circuits and Systems, Vol. 53, April 2006.

The latest int egrated circuit technology – geared to the nanoscale – continues to create new possibilities for designers to substantially reduce chip size and increase speed. The technol ogy, howeve r, also p resents ch allenges, most notably to the yield and reliability of the circuits and on-chip wires.

It is essential to capture statistical fluctuation s caused by process variations, but testing such complicated systems can require days of computer simulation. Heydari's approach dramatically reduces the time needed for this statistical modeling from days to just minutes. It significantly reduces the order of the ori ginal system while retaining important circuit characteristics, such as frequency and timedomain. Most notably, this technique accounts for statistical variation due to changes in process.

In addition, Heydari's ap proach provides a p roven boundary for error between the reduced order model and the original system. The work has since been the found ation for several key pape rs published by oth er re searchers on the same topic.

The Guillemin-Cauer Award recognizes the best journal pape r pu blished in IEEE Transa ctions on Ci rcuits and Systems during the two calendar years preceding the award. The award is base d on g eneral quality, originality, contributions, subject matter and timeliness.

-By Anna Lynn Spitzer, reprinted from Calit@.net

CECS at 2007 Design Automation Conference

 Rainer Do emer coorganized (together with Wolfgang Ecker from Infineon, Munich, Germany) a workshop on Sunday about "Hardwaredependent Software (HdS)."



- Andreas Gerstlauer and co-authors from UCI and University of Paderborn, Germany, presented a tal ked about "OS and Processor Modeling."
- Members of CECS presented papers in technical sessions.



CONTINUATIONS

IESS Best Paper Award :: Cont'd from Page 2

never used by the application, resulting in wasted power and area. Architecture generation from C code attempts to solve this problem by automatically cre ating an architecture that "matches" the C code.

In their pape r, Jelen a an d Prof. Gajski present first results for the generation of matching architecture from C code. They address the sele ction of function units to meet performa nce goal s wh ile maximizing architecture utilization. Their experimental results demo nstrate that the architecture could be gen erated for large C co de, incl uding a n MP3 decode r wi th over 1 4K lin es of code, under an ho ur.



The optimizations improved ar chitecture utilization by 30 to 60 percent while meeting performance constraints.

CECS congratulates the r esearchers on their achievement and wishes them su ccess in their f uture endeavors.



Bita Gorjiara Takes Hami and Best Paper Award :: Cont'd from Front Page

paper award is an honor g iven by the EECS department for first-time au - thors.

In her pape r, co-a uthored by Professor Bagherza deh a nd Professor Chou, Bita propo ses an ultra-fast and voltage scheduling algorithm called Adapti ve Stocah stic G radient Voltage-and-Task Sch eduling (ASG -VTS) that is used for power optimization of de signs with volta ge isl ands. This u nique tech nique was shows to surpass the energy savings of p reviously published results while reducing number of voltage tran sitions. Compared to an optimal ILP algorithm, her technique converges 1 000 times faster while gene rating results a s good as the optimal solution. She has also developed a web-based to ol for her algorithm that allows rese archers to capture the model of their system and run ASG -VTS. Research groups use Bita's to ol for eval uating new algorithms, and some universities have used as part of their course curriculum. Currently, a nd for the past three years, Bita has been working on No-Instruction-Set Comp uter (NISC) project under supervision of Prof. Gajski. She h as developed an Archite cture Description La nguage (ADL) for NISC calle d GNR that is use d for automatic ge neration of RTL cod e. She has also proposed techniques to reduce power consumption and code size of NISCs while imp roving their performance via architecture customization.

Radu Cornea

Student Profiles

Student Profile

Carmen Badea



Carmen j oined the CECS Ph.D. pro gram in Fall 2003 after re ceiving her M.S. in Computer Scie nce from UCI in March of 2006. She has been working on developing a Java runtime environm ent targ eted for emb edded systems and is currently evaluating the energy consumption savings achieved by the Java runtime system.

The Java runtime system employs a technique that combines so me of the m ain be nefits of just-in-time (JIT) compilation, sup eroperators(SOs), and profile -guided optimization in order to deliver a lightweight Java runtime environment targ eted for resour ce-constrained enviro nments. This allo ws the environ ment to achieve runtime pe rformance similar to that of stat e-of-the-art JIT compilers and/or adaptive optimization (AO) systems while having a minimal impact on runtime memory consumption.

The key ide as are to use profile r-selected. extended bytecode basic blocks as superoperators (new bytecode inst ructions), and to perform few but very targeted standard JIT/AO optimizations at compile time only on the superoperators' byte code, as directe d by com pilation "hints" passed on as ann otations. This way, the proposed system achieves competitive performance for a JIT/AO system, but with a much lower impact on runtime memory consumption. Moreover, due to t he superoperators' structure, the aforementioned Java runtime environment is able to further improve upon the achieved runtime performance by selectively inlining metho d calls e mbedded in the chosen superoperators (as directed by runtime profiling data) with negligible impact on applications' size.

"I have enjoyed being a gradu ate student in the CECS g roup," Ca rmen says. "Und oubtedly, it has be en hard sometimes, having to do research, take classes and exams, and be a Teaching Assistant at the same time, but there are so many great people in CECS who are always willing to help out."

Visitor Profile

While at CECS, Radu has worked as part of the FORGE group. His research focuses on power optimizations for multimedia on mobile/emb edded devices. In today's world, mobile devices are becoming ubiquitous and increasingly more powerful, enabling a range of new multimedia-rich application s. But, all these come at a price: lower battery. This li mitation negatively impacts the user experience. In his PhD rese arch, Ra du has loo ked at ways through which information extracted from the multimedia content (especially video) can help to decrease the power consumption during video streaming and reduce quality loss. The techniques Radu has developed with the help of his advisor, Prof. Alex Nicolau, and his co-advisor, Prof. Nik il Dutt, work by pre-process ing the multimedia stream and annotating the p rofiled data back to the stream. During the actual video playback, this annotated data is u sed to drive more agg ressive power ma nagement tech niques, which t ake advantage of the e xtra knowledge of the content in the video stream to red uce power consumption. One example is the LCD di splay, which consumes a large part (one th ird or mo re) of a regular handheld device. However, during typical movies, there are parts with a lower overall brightness (dark scenes), during which the LCD backlight can be turned down by a factor while the brightness of the video is increased to compen sate. The overall effect achieved is similar to the original unmodified video stream, but with a significant lower power consumption.

Radu joined CECS in 19 99 with a BS in Computer Science from "Polit ehnica" University of Timi soara, Romania. He received his PhD from UCI in Winter 2007 and has enjoyed all the time he's spent at CECS. He has especially liked working with many students and professors from the center as part of his different projects during the years. His experience at CECS has both strengthened his knowledge and increased Continued on page 7

PUBLICATIONS

The following were published by CECS faculty affiliates from April 2007 to July 2007

Focus	Titles, Author, Publication
Multithreading Processors	Kyueun Yi and Jean-Luc Gaudiot, "Architectural Support for Network Applications on Simultaneous MultiThreading Processors." IPDPS 2007.
Reconfigurable Array Template	Akira Hatana ka , Nade r Baghe rzadeh, "A Modulo Scheduli ng Algorithm for a Coarse-Grain Reconfigurable Array Template," IPDPS 2007.
NoC Architecture	Jun Ho Bahn , Seung Eun Lee, Nader Baghe rzadeh, "Design an d Analysis of a Feasible Network-on-Chip(NoC) Architecture," ITNG 2007.
Hybrid Power Estimation	"Mohammad Ali Ghodrat, Kanishka Lahiri, Anand Raghunathan, "Accelerating Sys- tem-on-Chip Power Analysis Using Hybrid Power Estimation," DAC 2007.
Data Reuse Driven Memory	Ilya Issenin, Nikil Dutt, "Data Reuse Driven Memory and Network-on-Chip Co- Synthesis," IESS 2007.
Resource-Constrained Embed- ded Processors	Carmen Bad ea, Alexandru Nicola u, Alex ander Veidenba um, "A Simplified Ja va Compilation System for Resource-Constrained Embedded Processors", TR 07-03, June 2007.
Automatic Data Path Genera- tion	J. Trajkovic, D. Gajski, "Automatic Data Path Generation from C code for Custom Processors," IESS 2007.
NISC Technology	B. Gorjiara, M. Reshadi, D. Gajski, "Low-Power Design with NISC Technology", J. Henkel, S. Param eswaran, Designing Embedded Processors: A Low Power Perspective, Springer, ISBN: 978-1-4020-5868-4, April 2007.



Student Profile :: Cont'd from Page 6

his interest in the embedded systems' world.

After gra duation, Rad u accepted a position at Google (Mo untain View) as a Softwa re Enginee r i n the Search Quality group and became a member of the Google Alerts team. As part of hi s 20% proje ct at Google, Radu plans to use the expertise in powe r op timization that he's developed during his research at CECS to work on improving power management for the up coming One L aptop Per Child proje ct (OLPC), a low co st Linu x-based lapt op targeted at children in developing nations.

CECS—promoting creativity and pursuing discovery!

Center for Embedded Computer Systems, University of California, Irvine

CECS Mission Statement:

To conduct leading-edge interdisciplinary research in embedded systems emphasizing automotive, communications, and medical applications, and to promote technology and knowledge transfer for the benefit of the individual and society.

Primary Contact

Leila Mironova Center for Embedded Computer Sciences University of California, Irvine Email: Lmironov@uci.edu

CECS Research Advisory Board

Dr. Gilbert F. Amelio, Senior Partner, Sienna Ventures, Sausalito, CA
Dr. Mutsuhiro Arinobu, Vice President, Toshiba Corporation, Tokyo, Japan
Dr. Jai K. Hakhu, Vice President Intel Corp., Santa Clara, CA

Botnets

Several fact ors have combined to d ramatically increase the significance of the embed ded system security problem and the need for computer security research. Our society has b ecome dependent on the use of networked emb edded systems for all m anner of end eavor, even in cost-critical and life-critical applications. At the same time, the number of attacks on computers has skyrocketed. Automated att ack tools h ave enabled the growth of m assive ``botn ets" which a re groups of computers whose operating systems have been com pletely compromised by rootkits. These botnets, which can control thousands of com puters, are leveraged to perform all manner of la rge-scale net work attacks, including simple spam, DDoS attacks, click fraud, and port redirection.

The me chanisms which enable the va st majority of computer attacks are b ased on de sign and p rogram-



ming errors in software. Software security involves the protection of software which interacts with a netwo rk, either di rectly or indirectly. We investigate t he use of security testing as a method to detect security vulnerabilities in software.

An embe dded application are a which we are investigating is voice ove r IP (VOIP) phone tech nology. VOIP use s the internet to trainsfer phone call data, as o pposed to the separate dedicated copper-based phone network used by traditional phone carriers. Specific threats to VOIP include denial of service, eavesdropping, and voicemail password exposure. We propose the use of security testing to identify vulnerabilities in VOIP phones. Session ninitiation Protocol (SIP) is the almost universally accepted standard for establishing calls between VOIP phones. We have developed a security testing tool to gene rate a sequence of SIP messages designed to reveal security weaknesses in VOIP phones.

