Advanced Analog Filters for Telecommunications

M. De Matteis¹, S. D’Amico¹
Innovation Engineering Department
University of Salento – Lecce, Italy

A.Baschirotto²
Department of Physics
University of Bicocca – Milano, Italy

Abstract - In this paper advances on analog filter design for telecom transceivers are addressed. Portable devices require a strong power consumption reduction to increase the battery life. Since a considerable part of the power consumption is due to the analog baseband filters, improved and/or novel analog filter design approaches have to be developed. In this paper some advances on this field reported in last years are summarized. Each design (developed for different standards) exploits the standard specifications with different architectures and circuit strategies devoted to power consumption reduction. The first is for reconfigurable Bluetooth/UMTS/WLAN receivers, the second is for very-low voltage (550mV) WLAN receivers, the third one is for impulse-radio UWB receivers, while the fourth is for very low-power OFDB-UWB receivers.

I. INTRODUCTION

Technical evolution and market requirements demand for high-performance fully integrated telecom transceivers. The most popular receiver architecture is the Direct Conversion (DC) one: for this case the following discussion is applied. Fig. I shows the typical DC receiver architecture.

![Fig. I – DC receiver architecture](image)

The signal from the antenna is processed by an external prefilter to reject an amount of the out-of-band interferers. The front-end consists of LNA and a quadrature mixer that downconverts the signal. The baseband part is composed by the low-pass filter (LPF), the variable gain amplifier (VGA) and the analog to digital converter (ADC). LPF and VGA perform the following functions:

- The LPF selects the channel and reduces the noise and the out-of-band interferers, relaxing ADC requirements.
- The VGA increases the in-band input signal in order to optimize analog to digital conversion performed by the following ADC. For example in the UWB systems the input signal power is typically very low (about -40dBm) therefore it need to be amplified by more then a 40dB factor.

The LPF can be implemented with different solutions, depending on several reasons as:
- the power consumption minimization is strongly required by portable devices to increase the battery life;
- different communication standards require strongly different analog baseband filters performances in terms of bandwidth, distortion, SNR, SNDR, etc. . . . ;
- the use of advanced CMOS technologies is forced by the digital part. Scaled CMOS technologies are critical for analog design for several poorer CMOS device parameters like threshold voltage and output impedance. Scaled CMOS technologies feature a decreasing MOS minimum channel length that operates only at low supply voltage (in the order of 1V-2V, or even below). At the supply reduction, a lower threshold voltage (Vth) results, for leakage currents limitation, resulting in a decreasing effective space VDD-Vth. Also output impedance in scaled CMOS technologies is decreasing and this results in lower accuracy and poorer linearity.

Considering the state of the art of the RF Transceivers for telecom systems, a constant increasing of the input signal bandwidth is observed [1],[2],[3]. Considering the power consumption of the entire transceiver increases with the input signal bandwidth, the low power low voltage analog filters are a key issue, due the significant baseband path contribution on the overall receivers power consumption, (about 20%). In the Fig. II the behavior of the input signal bandwidth and of the correspondent power consumption for the zero-IF RF receivers case vs. different standard is shown.

A key problem of a telecom LPF is that strong out-of-band interferes are present, so that high-selectivity filters are needed. Furthermore the coexistence of different signals in adjacent bandwidths requires large inter-modulation product rejection, so large linearity performance. For this linearity requirement, the most popular LPF approach in the DC receivers is the Active-RC topology. The Active-RC biquadratic cell features large linearity and strong frequency response accuracy. However, an Active-RC integrator introduces an additional pole at its opamp unity gain bandwidth (UGB). This reduces the frequency response accuracy. For this reason, the opamp UGB has to be ≈100
higher than the filter pole frequency, resulting in large power consumption and challenges to guarantee a sufficiently large dc-gain. On the other hand, the $g_{m}$-$C$ biquad appears the most feasible solution in order to save the current consumption and to maintain low input referred noise, but at the cost of lower linearity, which is a critical point in the telecom systems. No optimum solution is present and the design has to be strongly customized case by case. In this paper some innovative solutions are proposed. All of them demonstrate that the specifications of a given system can be exploited to design new conceptual structures able to reduce power consumption. The proposed solutions are examples of different circuit solutions and are developed for different systems. The first is for reconfigurable Bluetooth/UMTS/WLAN receivers where an innovative Active-$g_{m}$-$RC$ topology has been introduced [4]. The second is for very-low voltage (550mV) WLAN receivers, which demonstrates that challenging linearity performance can be achieved also at very low-voltage[5]. The third one is for impulse-radio UWB receivers, where the reduced linearity requirements are used for a strong power consumption reduction[6]. For each section the experimental results are reported to validate the proposed circuital solution.

II. RECONFIGURABLE ACTIVE-$g_{m}$-$RC$ FILTER

A solution to overcome the frequency response inaccuracy, introduced by the 2nd pole of the Active-RC integrator, is represented by the Active-$g_{m}$-$RC$ structure. In addition, it reduces noise and current consumption while maintaining large in-band linearity. The Active-$g_{m}$-$RC$ biquadratic cell is presented in the Fig. III.

The key concept of this cell is that the opamp frequency response is exploited to synthesize the biquad complex poles pair. In particular the opamp is used as open-loop integrator in a feedback configuration. So that considering the integrator UGBW is comparable with the filter poles frequency, the current consumption of the opamp is strongly reduced with respect than the typical closed-loop topologies. Only two resistors and one capacitance are used to synthesize two complex poles so that lower noise and smaller area is performed with respect the single opamps Active-RC cells. Then large in-band linearity is guaranteed due to the close-loop topology. The cell dc-gain ($G$), poles frequency ($\omega_0$), and quality factor ($Q$) are here reported.

$$G = \frac{R_2}{R_1}, \quad \omega_0 = \frac{\omega}{\sqrt{C_1 \cdot R_2}}, \quad Q = \frac{1}{1 + G \sqrt{\omega_0 C_1 \cdot R_2}}$$

Fig. IV shows the 4th-order UMTS/WLAN reconfigurable filter. It is the cascade of two Active $g_{m}$-$RC$ biquad cells.

The filter features programmable gain and bandwidth in order to operate with different standards. The opamp is optimized in terms of power consumption and noise performance depending on the selected standard. Fig. V shows the opamp schematic.

The opamp is a class A topology. The current flowing by the input and output stage is adequately set by the control bit SS. Also the opamp differential input pair is set in order to optimize the input stage transconductance with respect the filter specifications. In this way an efficient dual-mode filter in terms of power, area and noise operating at 1.2V supply voltage has been realized. Fig. VI shows the programmable frequency response of the LPF and VGA in the reconfigurable UMTS/WLAN receiver. The LPF is the just presented design and the VGA gives the amount of gain needed for the output signal power requirements. A
performance summary for the Active-gm-RC filter is reported in the Tab. I. Fig. VII shows the chip photo.

Table I – Active-gm-RC Performance Resume

<table>
<thead>
<tr>
<th>Technology</th>
<th>UMTS</th>
<th>WLAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>1.2V</td>
<td></td>
</tr>
<tr>
<td>Die area occupation</td>
<td>0.9mm²</td>
<td></td>
</tr>
<tr>
<td>Transfer Function</td>
<td>4th order Bessel</td>
<td></td>
</tr>
<tr>
<td>f-3dB</td>
<td>2.11MHz</td>
<td>11MHz</td>
</tr>
<tr>
<td>Max f-3dB Deviation</td>
<td>5%</td>
<td></td>
</tr>
<tr>
<td>Filter dc-gain</td>
<td>4dB</td>
<td></td>
</tr>
<tr>
<td>IRN</td>
<td>36µVrms</td>
<td>36µVrms</td>
</tr>
<tr>
<td>In-band IIP3</td>
<td>21dBm</td>
<td>21dBm</td>
</tr>
<tr>
<td>DR(THD=-40dBc)</td>
<td>81dB</td>
<td>81dB</td>
</tr>
<tr>
<td>Out-of-band IIP3</td>
<td>31dBm</td>
<td></td>
</tr>
<tr>
<td>Power Consumption</td>
<td>3.4mW</td>
<td>14.2mW</td>
</tr>
</tbody>
</table>

Two conditions give the $V_{DD_{min}}$ for proper operation:

- The filter input and output rail-to-rail swing requires:
  
  \[ V_{i,\text{DC}} = V_{o,\text{DC}} = V_{DD_{min}} / 2 \]  
  \[ (ii) \]

- The bias of the opamp input differential pair requires:
  
  \[ V_{oa,\text{DC}} = V_{DD_{min}} - V_{GS} - V_{DS_{sat}} = V_{DD_{min}} - V_{TH} - 2 \cdot V_{ov} \]  
  \[ (iii) \]

Assembling the two equations, $V_{DD_{min}}$ is given by:

\[ V_{DD_{min}} = 2 \cdot V_{TH} + 4 \cdot V_{ov} \]  
\[ (iv) \]

III. A 0.55V SUPPLY VOLTAGE ANALOG FILTER

The continuous reduction of the supply voltage is requiring for solution capable of operating at lower supply voltage while guaranteeing large linearity. Efficient solutions to design sub-1V analog filters with switched-capacitors techniques are already available [8], but with reduced bandwidth. On the other hand few solutions are present in the literature for sub-1V continuous time analog filters design, but limited to hundreds of kHz bandwidth[9]. A possible solution for operating with large linearity, low power supply and large signal bandwidth is still represented by the Active-gm-RC biquadratic cell, with some design modification for low-voltage operation. This cell and, generally speaking, any Active-RC filters are dc-biased and then they operate with the opamp input and output common-mode voltages at the same level ($V_{i,\text{DC}} = V_{o,\text{DC}} = V_{oa,\text{DC}}$). Since in the standard cell $I_1$ current source is not included, it will be neglected in the following discussion.

Two conditions give the $V_{DD_{min}}$ for proper operation:

- The filter input and output rail-to-rail swing requires:

  \[ V_{i,\text{DC}} = V_{o,\text{DC}} = V_{DD_{min}} / 2 \]  
  \[ (ii) \]

- The bias of the opamp input differential pair requires:

  \[ V_{oa,\text{DC}} = V_{DD_{min}} - V_{GS} - V_{DS_{sat}} = V_{DD_{min}} - V_{TH} - 2 \cdot V_{ov} \]  
  \[ (iii) \]

Assembling the two equations, $V_{DD_{min}}$ is given by:

\[ V_{DD_{min}} = 2 \cdot V_{TH} + 4 \cdot V_{ov} \]  
\[ (iv) \]
For $V_{TH}=300\text{mV}$ and $V_{ov}=100\text{mV}$, $V_{DDmin}=1\text{V}$ results, too large for low-voltage applications. This requirement can be overcome by allowing a difference between $V_{oa\ DC}$ and $V_{i\ DC}$. Using a lower value for $V_{oa\ DC}$, a lower $V_{DDmin}$ is required. This is done by means of an Input-Common Mode Feedback circuit (I-CMFB), actuated by $I_1$, as shown in Fig. VIII. Regarding the input stage shown in the Fig. VIII, the $V_{DDmin}$ as given in (i) is:

$$V_{DDmin} = 2V_{ov} + V_{oa\ DC} + V_{o\ swing}$$  \hspace{1cm} (v)

The above $V_{DDmin}$ is reduced by introducing an I-CMFB, which forces $V_{oa\ DC}$ to a value lower than $V_{DD}/2$, while it maintains $V_{i\ DC} = V_{o\ DC} = V_{DDmin}/2$. The actuation of the I-CMFB control is done by means of two controlled current sources connected at the opamp input nodes as shown in Fig. IX. The opamp input dc voltage ($V_{oa\ DC}$) has to be accurately evaluated in order to guarantee accurate operation of the MOS current source (i.e. $V_{oa\ DC} > V_{ISSsat}$). This evaluation has to be done to the particular features of the Active-gm-RC cell, used in this filter. At low frequency the large opamp gain guarantees the virtual ground principle and then no swing is present at the opamp input nodes. This means that at low frequency optimum bias can be designed. On the other hand, at high-frequency and, in particular, around the poles frequency, the virtual ground principle is not valid because in the Active-gm-RC cell the opamp is used as open loop integrator. Fig. X shos the opamp and the filter transfer functions. For a certain $V_{ov}$ (typically $\approx 100\text{mV}$), the maximum single ended output swing is $\pm V_{DD}/2 - V_{ov}$. So that considering the 9dB opamp gain at 12MHz and the -3dB filter attenuation at the same frequency, the input signal maximum swing is $(\pm V_{DD}/2 - V_{ov})/4$. From these considerations, for $V_{DD}=550\text{mV}$, the opamp input swing is about 45mV. Thus, since $I_1$ requires at least 50mV, the design gives $V_{oa\ DC}=100\text{mV}$.

The I-CMFB circuit is composed by the single ended opamp and the current source. The opamp input nodes voltage depends on the resistances value and on the $I_1$ current flowing from the current source.

$$V_{oa\ DC} = \frac{V_{DD}}{2} - I_1 \cdot \frac{R_1 \cdot R_2}{R_1 + R_2}$$ \hspace{1cm} (vi)

So if the resistances value changes, as it happens in the reconfigurable filters, or for temperature reasons, then the Input CMFB regulates the $I_1$ value in order to maintain the $V_{oa\ DC}$ constant. The $V_{I\CTRL}$ common mode signal is sensed on the source node of the input differential pair MOS and compared with the reference value $V_{I\CTRL\_REF}$. The opamp schematic and the $V_{I\CTRL}$ node are shown in the Fig. XI.

At low supply voltage, cascode stages are not possible, and this decreases the achievable per-stage gain. In these conditions large opamp dc-gain can be obtained using multistage structures. A popular solution is the Miller-compensated two-stage opamp. The input stage is a differential pair and the output stage is a common source gain stage. Fig. XI shows the scheme of the opamp used in this filter. This scheme allows optimizing opamp input stage and output stage features independently.

[Fig. XI - Opamp Schematic]

Regarding the output stage an Output Common-Mode Feedback is used to maintain the output node voltage at $V_{DD}/2$. So also the input nodes of the Output CMFB opamp would have to be at $V_{DD}/2$, imposing the $V_{DD}$ limitation of eq. (i). To avoid this, a resistive partition and level shift composed by $R_{cm} - R_d$ is used. This gives a slight reduction of the O-CMFB loop gain but allows reducing $V_{DDmin}$ to:

$$V_{DDmin} = \frac{V_{DDmin}}{2} \cdot \frac{R_d}{R_d + R_{cm}/2} + V_{TH} + 2V_{ov}$$ \hspace{1cm} (vii)

[Fig. XII – 550mV WLAN Filter vs. VDD]

[Fig. XIII – 550mV supply Voltage WLAN Filter]
Another negligible drawback is a slight output current increase to be fed to the resistive branch. The filter is optimized to operate at 550mV supply voltage. Fig. XII shows the filter frequency response. The overall top view is presented in the Fig. XIII. In the Tab. II gives the performance summary. 

Fig. XIX shows the chip photo.

IV. A SOURCE-FOLLOWER-BASED FILTER

The source-follower is a well-known basic building block for CMOS designs. It, considering also its load capacitance, acts as a 1\textsuperscript{st}-order low-pass filter and exhibits excellent linearity in particular with reduced overdrive voltages ($V_{ov} = V_{GS} - V_{TH}$). This is the opposite of other continuous-time filter implementations, where large linearity requires large $V_{ov}$ and then large power for a given $g_m (g_m = 2V/V_{ov})$. In addition, the source follower exhibits other advantages:

- No parasitic poles, avoiding the power cost of pushing non-dominant singularities at high frequency.
- No common-mode feedback circuit (the output common-mode voltage is fixed by the transistors $V_{GS}$).
- Low-output impedance to drive following stages.

In [10] these source-follower features have been extended to the design of a 2\textsuperscript{nd}-order low-pass filter and a 4\textsuperscript{th}-order filter were designed by cascading two 2\textsuperscript{nd}-order cells. The technique has been extended to the design of single-loop high-order source-follower-based continuous-time filters that, as for the ladder filters, would present lower frequency response sensitivity to component value variations. An efficient CMOS realization validates the proposal. It requires lower power and lower area with respect to other solutions. The filter architecture is based on the positive and negative 1\textsuperscript{st}-order building blocks shown in Fig. XIV.

In the negative block, the small-signal voltage-to-current relationship of $R^*$ is:

$$I = - (v_i + v_o)/R \quad (viii)$$

Composing a sequence of these cells allows synthesizing high-order filters. The sequence can be the regular alternation of positive and negative cells or they can be connected with a different order. A negative cell is needed to synthesize complex poles. In the following the regular alternation is considered and results in the generalized filter architecture of Fig. XV, whose general transfer function can be written as:

$$H(s) = \frac{1}{s^n \cdot R^n \cdot \prod_{i=1}^{n} C_i + s^{n-1} \cdot R^{n-1} \cdot \prod_{i=1}^{n-1} C_i + \ldots + s \cdot R \cdot C_1 + 1} \quad (ix)$$

Fig. XV - The generalized filter architecture

This is the transfer function of a low-pass filter with unitary DC-gain. The advantage of this approach is significant in conjunction with the proposed efficient CMOS implementation shown in Fig. XVI for the positive and negative building blocks with PMOS devices (NMOS can also be considered). They are in pseudo-differential structure, as they will be in the final design. Designing a filter in this way guarantees to the structure the above advantages of the source follower. In addition, the generic time-constant is defined as:

$$\tau = \frac{C}{g_m} \cdot \frac{V_{ov}}{2 \cdot R} \quad (x)$$

Due to large achievable $g_m$ value (the linearity is proportional to $g_m^{-1}$), high-frequency filters (with small $\tau$) can be realized using smaller value of capacitance, with significant area saving and die cost reduction.

A particular discussion regards the input stage. The overall filter can be built-up with the cells above presented. In this way, the input impedance depends on the input signal frequency. At low frequency the input impedance is equal to infinite (ideally) for an even-order structure. On the other hand, at high frequency for any filter order the input impedance increases to be fed to the resistive branch. The filter is optimized to operate at 550mV supply voltage. Fig. XII shows the filter frequency response. The overall top view is presented in the Fig. XIII. In the Tab. II gives the performance summary. 

Fig. XIX shows the chip photo.

IV. A SOURCE-FOLLOWER-BASED FILTER

The source-follower is a well-known basic building block for CMOS designs. It, considering also its load capacitance, acts as a 1\textsuperscript{st}-order low-pass filter and exhibits excellent linearity in particular with reduced overdrive voltages ($V_{ov} = V_{GS} - V_{TH}$). This is the opposite of other continuous-time filter implementations, where large linearity requires large $V_{ov}$ and then large power for a given $g_m (g_m = 2V/V_{ov})$. In addition, the source follower exhibits other advantages:

- No parasitic poles, avoiding the power cost of pushing non-dominant singularities at high frequency.
- No common-mode feedback circuit (the output common-mode voltage is fixed by the transistors $V_{GS}$).
- Low-output impedance to drive following stages.

In [10] these source-follower features have been extended to the design of a 2\textsuperscript{nd}-order low-pass filter and a 4\textsuperscript{th}-order filter were designed by cascading two 2\textsuperscript{nd}-order cells. The technique has been extended to the design of single-loop high-order source-follower-based continuous-time filters that, as for the ladder filters, would present lower frequency response sensitivity to component value variations. An efficient CMOS realization validates the proposal. It requires lower power and lower area with respect to other solutions. The filter architecture is based on the positive and negative 1\textsuperscript{st}-order building blocks shown in Fig. XIV.

In the negative block, the small-signal voltage-to-current relationship of $R^*$ is:

$$I = - (v_i + v_o)/R \quad (viii)$$

Composing a sequence of these cells allows synthesizing high-order filters. The sequence can be the regular alternation of positive and negative cells or they can be connected with a different order. A negative cell is needed to synthesize complex poles. In the following the regular alternation is considered and results in the generalized filter architecture of Fig. XV, whose general transfer function can be written as:

$$H(s) = \frac{1}{s^n \cdot R^n \cdot \prod_{i=1}^{n} C_i + s^{n-1} \cdot R^{n-1} \cdot \prod_{i=1}^{n-1} C_i + \ldots + s \cdot R \cdot C_1 + 1} \quad (ix)$$

Fig. XV - The generalized filter architecture

This is the transfer function of a low-pass filter with unitary DC-gain. The advantage of this approach is significant in conjunction with the proposed efficient CMOS implementation shown in Fig. XVI for the positive and negative building blocks with PMOS devices (NMOS can also be considered). They are in pseudo-differential structure, as they will be in the final design. Designing a filter in this way guarantees to the structure the above advantages of the source follower. In addition, the generic time-constant is defined as:

$$\tau = \frac{C}{g_m} \cdot \frac{V_{ov}}{2 \cdot R} \quad (x)$$

Due to large achievable $g_m$ value (the linearity is proportional to $g_m^{-1}$), high-frequency filters (with small $\tau$) can be realized using smaller value of capacitance, with significant area saving and die cost reduction.

A particular discussion regards the input stage. The overall filter can be built-up with the cells above presented. In this way, the input impedance depends on the input signal frequency. At low frequency the input impedance is equal to infinite (ideally) for an even-order structure. On the other hand, at high frequency for any filter order the input impedance increases to be fed to the resistive branch. The filter is optimized to operate at 550mV supply voltage. Fig. XII shows the filter frequency response. The overall top view is presented in the Fig. XIII. In the Tab. II gives the performance summary. 

Fig. XIX shows the chip photo.

IV. A SOURCE-FOLLOWER-BASED FILTER

The source-follower is a well-known basic building block for CMOS designs. It, considering also its load capacitance, acts as a 1\textsuperscript{st}-order low-pass filter and exhibits excellent linearity in particular with reduced overdrive voltages ($V_{ov} = V_{GS} - V_{TH}$). This is the opposite of other continuous-time filter implementations, where large linearity requires large $V_{ov}$ and then large power for a given $g_m (g_m = 2V/V_{ov})$. In addition, the source follower exhibits other advantages:

- No parasitic poles, avoiding the power cost of pushing non-dominant singularities at high frequency.
- No common-mode feedback circuit (the output common-mode voltage is fixed by the transistors $V_{GS}$).
- Low-output impedance to drive following stages.

In [10] these source-follower features have been extended to the design of a 2\textsuperscript{nd}-order low-pass filter and a 4\textsuperscript{th}-order filter were designed by cascading two 2\textsuperscript{nd}-order cells. The technique has been extended to the design of single-loop high-order source-follower-based continuous-time filters that, as for the ladder filters, would present lower frequency response sensitivity to component value variations. An efficient CMOS realization validates the proposal. It requires lower power and lower area with respect to other solutions. The filter architecture is based on the positive and negative 1\textsuperscript{st}-order building blocks shown in Fig. XIV.

In the negative block, the small-signal voltage-to-current relationship of $R^*$ is:

$$I = - (v_i + v_o)/R \quad (viii)$$

Composing a sequence of these cells allows synthesizing high-order filters. The sequence can be the regular alternation of positive and negative cells or they can be connected with a different order. A negative cell is needed to synthesize complex poles. In the following the regular alternation is considered and results in the generalized filter architecture of Fig. XV, whose general transfer function can be written as:

$$H(s) = \frac{1}{s^n \cdot R^n \cdot \prod_{i=1}^{n} C_i + s^{n-1} \cdot R^{n-1} \cdot \prod_{i=1}^{n-1} C_i + \ldots + s \cdot R \cdot C_1 + 1} \quad (ix)$$

Fig. XV - The generalized filter architecture

This is the transfer function of a low-pass filter with unitary DC-gain. The advantage of this approach is significant in conjunction with the proposed efficient CMOS implementation shown in Fig. XVI for the positive and negative building blocks with PMOS devices (NMOS can also be considered). They are in pseudo-differential structure, as they will be in the final design. Designing a filter in this way guarantees to the structure the above advantages of the source follower. In addition, the generic time-constant is defined as:

$$\tau = \frac{C}{g_m} \cdot \frac{V_{ov}}{2 \cdot R} \quad (x)$$

Due to large achievable $g_m$ value (the linearity is proportional to $g_m^{-1}$), high-frequency filters (with small $\tau$) can be realized using smaller value of capacitance, with significant area saving and die cost reduction.

A particular discussion regards the input stage. The overall filter can be built-up with the cells above presented. In this way, the input impedance depends on the input signal frequency. At low frequency the input impedance is equal to infinite (ideally) for an even-order structure. On the other hand, at high frequency for any filter order the input impedance is equal to $R$. If this impedance level is critical for the filter under development, just the first cell can be replaced by an ideal source-follower. In this case the input impedance is given by the source-follower input impedance that is quite large. The 2\textsuperscript{nd}-order filter with a source follower
input stage built up with these cells corresponds to the scheme reported in [7].

The theoretical $V_{DD\text{min}}$ for these cells is:

$$V_{DD\text{min}} = 3 \cdot V_{ov} + V_{TH} + V_{\text{swing}}$$

where $V_{TH}$ is the threshold voltage while $V_{\text{swing}}$ is the signal swing. A 6th-order low-pass filter prototype in a 0.13µm CMOS technology with $V_{DD}$=1.2V validates the proposal. The filter schematic is shown in Fig. XVII – Overall Filter Schematic.

The theoretical $V_{DD\text{min}}$ for these cells is:

$$V_{DD\text{min}} = 3 \cdot V_{ov} + V_{TH} + V_{\text{swing}}$$

where $V_{TH}$ is the threshold voltage while $V_{\text{swing}}$ is the signal swing. A 6th-order low-pass filter prototype in a 0.13µm CMOS technology with $V_{DD}$=1.2V validates the proposal. The filter schematic is shown in Fig. XVII – Overall Filter Schematic.

The filter performance satisfies the requirements of the channel selection filter for a LDR-UWB receiver. The critical issue of source-follower-based cells (i.e. the dc voltage drop equal to $V_{GS}$ between input and output nodes) is here solved by alternating NMOS and PMOS cells. In this way, the DC level is restored. Fig. XVIII shows the filter transfer function.

The cut-off frequency is 280MHz while the DC-gain is about 0dB. A 11dBm IIP3 have been measured. The output noise is about -140dBm@3MHz. The chip area occupation is as small as 200x90µm². In this filter the total amount of capacitance is 500fF, which occupies 0.01mm². On the other hand, the use of limited $V_{ov}$ allows to achieve large $g_{m}$ with low current level. In this prototype, the total current is about 100µA for a total power supply of 120µW, which is favorable compared with the state of the art [10]. A performance resume of the filter presented in this section is reported in the Tab. III. Fig. XIX shows the chip photo.

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.13µm CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>1.2V</td>
</tr>
<tr>
<td>Die area occupation</td>
<td>0.018mm²</td>
</tr>
<tr>
<td>Transfer Function</td>
<td>-</td>
</tr>
<tr>
<td>$f_{3dB}$</td>
<td>280MHz</td>
</tr>
<tr>
<td>dc-gain</td>
<td>0dB</td>
</tr>
<tr>
<td>IRN</td>
<td>-140dBm@3MHz</td>
</tr>
<tr>
<td>In-band IIP3</td>
<td>11dBm</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>0.12mW</td>
</tr>
</tbody>
</table>

Tab. III – Source Follower Based Filter Performance Resume

Fig. XIX – Source Follower Based Filter and 550mV WLAN Filter

V. CONCLUSIONS

In this paper three advanced solutions for low-power low-voltage circuits for telecom have been presented. These designs are strictly customized to different telecom standards. This allows a strong power consumption reduction. The Active-$g_{m}$-RC biquadratic cell exploits the frequency response of the opamp to synthesize a complex poles pair, reducing the unity gain bandwidth requirements of the opamp in the closed loop topologies. The second circuit is an interesting example of sub-1V analog circuits. A proper bias circuit is used to fix the operating point of the biquad. The third design exploits the source follower principle. Very low current consumption (100µA) is performed at 1.2V supply voltage in the 280MHz bandwidth.

REFERENCES