Proceedings

Design, Automation and Test in Europe Conference and Exhibition
Table of Contents

Design, Automation and Test in Europe Conference and Exhibition — DATE03

DATE Executive Committee..................................................................................................................xxiii
Technical Program Chairs..............................................................................................................xxvi
Vendors Committee......................................................................................................................xxx
DATE Sponsor Committee.............................................................................................................xxx
Technical Program Committee....................................................................................................xxxi
Reviewers.......................................................................................................................................xxxv
Welcome to DATE 2003....................................................................................................................xxxviii
Best Paper Awards.......................................................................................................................xxxix
Tutorials...........................................................................................................................................xl
Master Courses..........................................................................................................................xliii
Call for Papers DATE 2004............................................................................................................1199

Plenary: Keynote Session
Moderator: D. Verkest, IMEC, BE

IC Design Challenges for Ambient Intelligence.......................................................................................2
  E. Aarts and R. Roovers

Semiconductor Challenges.....................................................................................................................8
  A. Cuomo

1A: Hot Topic: Ambient Intelligence Visions and Achievements:
Linking Abstract Ideas to Real-World Concepts
Organizer/Moderator: M. Lindwer, Philips, NL
Speakers:
  R. Zimmermann, European Union, Unit for Microelectronics, BE
  D. Marculescu, CMU, US
  R. Marculescu, CMU, US
  S. Jung, Infineon, DE
  E. Cantatore, Philips, NL
  T. Basten, Eindhoven U, NL

Panel Statement.......................................................................................................................................10

1B: Energy-Efficient Memory Systems
Moderators: V. Narayanan, Penn State U, US; P. Fugger, Infineon, DE

Improving the Efficiency of Memory Partitioning by Address Clustering.............................................18
  A. Macii, E. Macii, and M. Poncino

A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors...................24
  A. Macii, E. Macii, F. Crudo, and R. Zafalon
2C: Test Data Compression

Moderators: M. Flottes, LIRMM, FR; P. Prinetto, Politecnico di Torino, IT

Virtual Compression through Test Vector Stitching for Scan Based Design ........................................104
W. Rao and A. Orailoglu

Test Pattern Compression Using Prelude Vectors in Fan-Out Scan Chain with Feedback Architecture ..........110
N. Oh, R. Kapur, T. Williams, and J. Sproch

A Technique for High Ratio LZW Compression ......................................................................................116
M. Knieser, D. Weyer, R. McIntyre, F. Wolff, and C. Papachristou

Fast Computation of Data Correlation Using BDDs ..............................................................................122
Z. Zeng, Q. Zhang, I. Harris, and M. Ciesielski

2E: Operating System Abstraction and Targeting (Embedded Software Forum)

Moderators: S. Yoo, TIMA Laboratory, FR; M. Coppola, STMicroelectronics, IT

RTOS Modeling for System Level Design .................................................................................................130
A. Gerstlauer, H. Yu, and D. Gajski

Modeling and Integration of Peripheral Devices in Embedded Systems .....................................................136
S. Wang, S. Malik, and R. Bergamaschi

Systematic Embedded Software Generation from SystemC ........................................................................142
F. Herrera, H. Posadas, P. Sánchez, and E. Villar

2F: Analysis of Jitter and Noise for Analogue Systems and SD Modelling and Simulation

Moderators: G. Vandersteen, IMEC, BE; H. Graeb, TU Munich, DE

Noise Macromodel for Radio Frequency Integrated Circuits ....................................................................150
Y. Xu, X. Li, P. Li, and L. Pileggi

Approximation Approach for Timing Jitter Characterization in Circuit Simulators .................................156

A Model of Computation for Continuous-Time Delta Sigma Modulators ..................................................162
E. Martens and G. Gielen

Behavioural Modelling and Simulation of Delta Sigma Modulators Using Hardware Description Languages ..168
R. Castro-López, F. Fernández, F. Medeiro, and A. Rodríguez-Vázquez

3A: Hot Topic: Securing Your Mobile Appliance:

New Challenges for the System Designer

Organizer/Moderator: A. Raghunathan, NEC, US
Speakers: S. Ravi, NEC, US
S. Hattangady, Texas Instruments, US
J.-J. Quisquater, UC de Louvain, BE

Panel Statement .........................................................................................................................................176
3B: Scheduling and Analysis of Embedded Systems

Moderators: V. Mooney, Georgia IT, US; A. Jantsch, Royal IT, SE

Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems ................................................................. 184
P. Pop, P. Eles, and Z. Peng

A General Framework for Analysing System Properties in Platform-Based Embedded System Designs .......... 190
S. Chakraborty, S. Kuenzli, and L. Thiele

Exact High Level WCET Analysis of Synchronous Programs by Symbolic State Space Exploration ...................... 196
G. Logothetis and K. Schneider

Rapid Prototyping of Flexible Embedded Systems on Multi-DSP Architectures .............................................. 204
B. Rinner, M. Schmid, and R. Weiss

3C: Recent Advances in DFT and BIST

Moderators: A. Benso, Politecnico di Torino, IT; I.G. Harris, Massachusetts U, Amherst, US

DFT for Testing High-Performance Pipelined Circuits with Slow-Speed Testers ........................................... 212
M. Nummer and M. Sachdev

Extending JTAG for Testing Signal Integrity in SoCs .......................................................... 218
N. Ahmed, M. Tehranipour, and M. Nourani

EBIST: A Novel Test Generator with Built-In Fault Detection Capability ...................................................... 224
D. Pradhan, C. Liu, and K. Chakraborty

A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-On-Chip Fault Diagnosis .............................................. 230
C. Liu and K. Chakrabarty

3F: Analogue and RF Modelling, Simulation and Optimisation

Moderators: F.V. Fernandez, IMSE CNM, ES; R. Schwencker, Infineon, DE

Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors .................................................. 238
P. Vanassche, G. Gielen, and W. Sansen

A New Simulation Technique for Periodic Small-Signal Analysis ............................................................... 244
M. Gourary, S. Rusakov, S. Ulyanov, M. Zharov, and J. Mulvaney

Generalized Posynomial Performance Modeling .................................................................................. 250
T. Eeckelaert, W. Daems, G. Gielen, and W. Sansen

Holmes: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits .......... 256
B. De Smedt and G. Gielen
4A: Architectural Level Synthesis
Moderators: P.Y.K. Cheung, Imperial College London, UK; J. Teich, Erlangen-Nuremberg U, DE

High-Level Allocation to Minimize Internal Hardware Wastage.................................................................264
M. Molina, J. Mendías, and R. Hermida

Dynamic Conditional Branch Balancing during the High-Level Synthesis of Control-Intensive Designs........270
S. Gupta, N. Dutt, R. Gupta, and A. Nicolau

Distributed Synchronous Control Units for Dataflow Graphs under Allocation of
Telescopic Arithmetic Units.............................................................................................................................276
E. Kim, H. Saito, H. Nakamura, T. Nanya, J. Lee, and D. Lee

Automated Bus Generation for Multiprocessor SoC Design...........................................................................282
K. Ryu and V. Mooney III

4B: Scheduling in Reconfigurable Computing
Moderators: A. Koch, TU Braunschweig, DE; G. Koch, Bridges2Silicon, DE

Online Scheduling for Block-Partitioned Reconfigurable Devices ...................................................................290
H. Walder and M. Platzner

Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures
Using Modulo Scheduling..............................................................................................................................296
B. Mei, H. De Man, R. Lauwereins, S. Vernalde, and D. Verkest

Virtual Hardware Byte Code as a Design Platform for Reconfigurable Embedded Systems..........................302
S. Lange and U. Kebschull

4C: Delay Testing and Diagnosis
Moderators: H. Obermeir, Infineon, DE; N. Nicolici, McMaster U, CA

A Method of Test Generation for Path Delay Faults Using Stuck-At Fault Test Generation Algorithms...........310
S. Ohtake, K. Ohtani, and H. Fujiwara

A Novel, Low-Cost Algorithm for Sequentially Untestable Fault Identification...........................................316
M. Syal and M. Hsiao

Non-Enumerative Path Delay Fault Diagnosis..................................................................................................322
S. Padmanaban and S. Tragoudas

Delay Defect Diagnosis Based Upon Statistical Timing Models — The First Step...........................................328
A. Krstic, L. Wang, K. Cheng, J. Liou, and M. Abadir

4E: Embedded Tutorial: Embedded Operating Systems for SoC
(Embedded Software Forum)
Organizer: A. Jerraya, TIMA Laboratory, FR
Moderator: J. Madsen, TU Denmark, DK

Introduction to Hardware Abstraction Layers for SoC.......................................................................................336
S. Yoo and A. Jerraya

Hardware/Software Partitioning of Operating Systems......................................................................................338
V. Mooney III
Embedded Software in Digital AM-FM Chipset .................................................................340
  M. Sarlotte, B. Candaele, J. Quevremont, and D. Merel

4F: Networks-on-Chip
  Moderators: P. Ienne, EPF Lausanne, CH; E. Verhulst, Eonic Solutions GmbH, DE

Packetized On-Chip Interconnect Communication Analysis for MPSoC .........................344
  T. Ye, G. De Micheli, and L. Benini

Trade Offs in the Design of a Router with both Guaranteed and Best-Effort Services for
Networks On Chip .............................................................................................................350
  E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen,
  J. van Meerbergen, P. Wielage, and E. Waterlander

Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors ....356
  F. Gilbert, M. Thul, and N. Wehn

5A: System Level Modelling
  Moderators: C. Delgado Kloos, Carlos III de Madrid U, ES; E. Villar, Cantabria, U, ES

Development and Application of Design Transformations in ForSyDe .............................364
  I. Sander, A. Jantsch, and Z. Lu

System Level Specification in Lava ....................................................................................370
  S. Singh

Formal Semantics of Synchronous SystemC .....................................................................376
  A. Salem

Introspection in System-Level Language Frameworks: Meta-Level vs. Integrated ..........382
  F. Doucet, R. Gupta, and S. Shukla

SystemC-AMS Requirements, Design Objectives and Rationale ....................................388
  A. Vachoux, C. Grimm, and K. Einwich

5B: Hot Topic: Runtime Reconfigurable Systems on Chip — An Industry Perspective
  Organizer/Moderator: I. Bolsens, Xilinx, US

Parallel Processing Architectures for Reconfigurable Systems ........................................396
  K. Vissers

Different Approaches to Add Reconfigurability in a SoC Architecture ............................398
  B. Gupta and M. Borgatti

A Lightweight Approach for Embedded Reconfiguration of FPGAs ...............................399
  B. Blodget, S. McMillan, and P. Lysaght

5C: Hot Topic: Creating Value Through Test
  Organizer/Moderator: E.J. Marinissen, Philips, NL
  Speakers: B. Vermeulen, Philips, NL
           R. Madge, LSI Logic, US
           M. Kessler and M. Müller, IBM Boeblingen, DE

Panel Statement .................................................................................................................402
5E: Software Optimisation for Embedded Systems (Embedded Software Forum)

Moderators: R. Leupers, RWTH Aachen, DE; J.C. Lopez, Castilla-La Mancha, ES

Control Flow Driven Splitting of Loop Nests at the Source Code Level ................................................................. 410
H. Falk and P. Marwedel

Data Space Oriented Scheduling in Embedded Systems ............................................................................................... 416
M. Kandemir, G. Chen, W. Zhang, and I. Kolcu

Compiler-Directed ILP Extraction for Clustered VLIW/EPIC Machines:
Predication, Speculation and Modulo Scheduling ......................................................................................................... 422
S. Pillai and M. Jacome

An Efficient Hash Table Based Approach to Avoid State Space Explosion in
History Driven Quasi-Static Scheduling ...................................................................................................................... 428
A. Lomeña, M. López-Vallejo, Y. Watanabe, and A. Kondratyev

5F: Global Approaches to Layout Synthesis


Time Budgeting in a Wireplanning Context ................................................................................................................. 436
J. Westra, R. Otten, D. Jongeneel, and C. Visweswariah

Interconnect Planning with Local Area Constrained Retiming .................................................................................. 442
R. Lu and C. Koh

A Novel Metric for Interconnect Architecture Performance .......................................................................................... 448
P. Dasgupta, A. Kahng, and S. Muddu

6A: Platform Design and IP Reuse Methods

Moderators: R. Seepold, Carlos III de Madrid U, ES; T. Riesgo, UP Madrid, ES

Specification of Non-Functional Intellectual Property Components ........................................................................... 456
J. Zhu and W. Mong

Profile-Driven Selective Code Compression .................................................................................................................. 462
Y. Xie, W. Wolf, and H. Lekatsas

Design and Analysis of a Programmable Single-Chip Architecture for DVB-T Base-Band Receiver ....................... 468
C. Pan, N. Bagherzadeh, A. Kamalizad, and A. Koohi

6B: Panel: Reconfigurable Computing — Different Perspectives

Organizer: W. Rosenstiel, Tuebingen U/FZI, DE
Moderator: R. Lauwereins, IMEC, BE
Panellists:
I. Bolsens, Xilinx, US
C. Rowen, Tensilica, US
Y. Tanurhan, Actel, US
K. Vissers, Chameleon Systems, US
S. Wang, Axis Systems, US

Panel Statement ............................................................................................................................................................... 476
6C: Analogue and Defect-Oriented Testing  

RF-BIST: Loopback Spectral Signature Analysis.................................................................478  
D. Lupea, U. Pursche, and H. Jentschel

Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation...............484  
Z. Al-Ars, A. van de Goor, J. Braun, and D. Richter

On Modeling Cross-Talk Faults ..........................................................................................490  
S. Zachariah, Y. Chang, S. Kundu, and C. Tirumurti

Techniques for Automatic on Chip Closed Loop Transfer Function Monitoring for Embedded Charge Pump Phase Locked Loops .........................................................496  
M. Burbidge, A. Richardson, and J. Tijou

6E: Energy Aware Software Techniques (Embedded Software Forum)  
Moderators: J. Henkel, NEC, US; P. Marwedel, Dortmund U, DE

Pre-Characterization Free, Efficient Power/Performance Analysis of Embedded and General Purpose Software Applications..................................................................................504  
V. Rapaka and D. Marculescu

Runtime Code Parallelization for On-Chip Multiprocessors..............................................510  
M. Kandemir, W. Zhang, and M. Karakoy

SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms.........................................................................................516  
P. Marchal, F. Catthoor, D. Bruni, L. Benini, J. Gomez, L. Piñuel, and H. Corporaal

6F: Interconnect Modelling and Signal Integrity  

Modeling and Evaluation of Substrate Noise Induced by Interconnects ..........................524  
F. Martorell, D. Mateo, and X. Aragonès

Model-Order Reduction Based on PRONY’s Method..........................................................530  
M. Mansour and A. Mehrotra

Combined FDTD/Macromodel Simulation of Interconnected Digital Devices .................536  
S. Grivet-Talocia, I. Stievano, F. Canavero, and I. Maio

Enhancing Signal Integrity through a Low-Overhead Encoding Scheme on Address Buses 542  
T. Lv, W. Wolf, J. Henkel, and H. Lekatsas

7A: System Level Simulation  
Moderators: B.M. Al-Hashimi, Southampton U, UK; M. Rencz, TU Budapest, HU

Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer ..................................................550  
S. Yoo, I. Bautivaro, A. Bouchhima, Y. Paviot, and A. Jerraya

Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation .................................................................556  
W. Qin and S. Malik
### 7B: Design Space Exploration for Reconfigurable Computing

**Moderators:** P. Lysaght, Xilinx, US; S. Vernalde, IMEC, BE

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware/Software Design Space Exploration for a Reconfigurable Processor</td>
<td>570</td>
</tr>
<tr>
<td>A. La Rosa, L. Lavagno, and C. Passerone</td>
<td></td>
</tr>
<tr>
<td>From C Programs to the Configure-Execute Model</td>
<td>576</td>
</tr>
<tr>
<td>J. Cardoso and M. Weinhardt</td>
<td></td>
</tr>
<tr>
<td>FPGA-Based Implementation of a Serial RSA Processor</td>
<td>582</td>
</tr>
<tr>
<td>A. Mazzeo, L. Romano, G. Saggese, and N. Mazzocca</td>
<td></td>
</tr>
</tbody>
</table>

### 7C: On-Line Testing and Self-Repair

**Moderators:** L. Bouzaida, STMicroelectronics, FR; A. Paschalis, Athens U, GR

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Optimal Reconfiguration Functions for Column or Data-Bit Built-In Self-Repair</td>
<td>590</td>
</tr>
<tr>
<td>M. Nicolaidis, N. Achouri, and S. Boutobza</td>
<td></td>
</tr>
<tr>
<td>Versatile High-Level Synthesis of Self-Checking Datapaths Using an On-Line Testability Metric</td>
<td>596</td>
</tr>
<tr>
<td>P. Oikonomakos, M. Zwolinski, and B. Al-Hashimi</td>
<td></td>
</tr>
<tr>
<td>An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor</td>
<td>602</td>
</tr>
<tr>
<td>M. Rebaudengo, M. Sonza Reorda, and M. Violante</td>
<td></td>
</tr>
<tr>
<td>High Speed and Highly Testable Parallel Two-Rail Code Checker</td>
<td>608</td>
</tr>
<tr>
<td>M. Omaña, D. Rossi, and C. Metra</td>
<td></td>
</tr>
</tbody>
</table>

### 7E: Hot Topic: Safe Automotive Software Development (Embedded Software Forum)

**Organizer/Moderator:** R. Ernst, TU Braunschweig, DE

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Safe Automotive Software Development</td>
<td>616</td>
</tr>
<tr>
<td>K. Tindell, H. Kopetz, F. Wolf, and R. Ernst</td>
<td></td>
</tr>
</tbody>
</table>

### 7F: Mixed-Signal Design Techniques

**Moderators:** A. Kaiser, IEMN-ISEN, FR; T. Ifstroem, Robert Bosch GmbH, DE

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analysis and White-Box Modeling of Weakly Nonlinear Time-Varying Circuits</td>
<td>624</td>
</tr>
<tr>
<td>P. Dobrovolný, G. Vandersteen, P. Wambacq, and S. Donnay</td>
<td></td>
</tr>
<tr>
<td>Linear Model-Based Error Identification and Calibration for Data Converters</td>
<td>630</td>
</tr>
<tr>
<td>C. Wegener and M. Kennedy</td>
<td></td>
</tr>
<tr>
<td>Improved Design Methodology for High-Speed High-Accuracy Current Steering D/A Converters</td>
<td>636</td>
</tr>
<tr>
<td>M. Albiol, J. González, and E. Alarcón</td>
<td></td>
</tr>
<tr>
<td>Behavioral Modeling and Simulation of a Mixed Analog/Digital Automatic Gain Control Loop in a 5 GHz WLAN Receiver</td>
<td>642</td>
</tr>
<tr>
<td>W. Eberle, H. De Man, G. Vandersteen, P. Wambacq, G. Gielen, and S. Donnay</td>
<td></td>
</tr>
</tbody>
</table>
### 8A: Design Space Exploration

**Moderators:** H. Hsieh, UC Riverside, US; W. Kruijiter, Philips, NL

- Analytical Design Space Exploration of Caches for Embedded Systems ..............................650  
  A. Ghosh and T. Givargis

- Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs ........656  
  V. Živkovic, E. Deprettere, E. de Kock, and P. van der Wolf

- Design Space Exploration for a Wireless Protocol on a Reconfigurable Platform ..........662  
  L. Vanzago, J. Cambonie, B. Bhattacharya, and L. Lavagno

- A First Step Towards HW/SW Partitioning of UML Specifications .................................668  
  W. Fornaciari, F. Salice, P. Micheli, and L. Zampella

- Multi-Granularity Metrics for the Era of Strongly Personalized SOCs ..........................674  

### 8B: Low Power Architectures

**Moderators:** W. Nebel, OFFIS/Oldenburg U, DE; J. Henkel, NEC, US

- Energy Estimation for Extensible Processors ....................................................................682  
  Y. Fei, N. Jha, S. Ravi, and A. Raghunathan

- Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of  
  Regular NoC Architectures .......................................................................................688  
  J. Hu and R. Marculescu

- Chromatic Encoding: A Low Power Encoding Technique for Digital Visual Interface  
  ........................................................................................................................................694  
  W. Cheng and M. Pedram

- MRPF: An Architectural Transformation for Synthesis of High-Performance and  
  Low-Power Digital Filter..............................................................................................700  
  H. Choo, K. Roy, and K. Muhammad

  ........................................................................................................................................706  
  D. Bertozzi, L. Benini, A. Raghunathan, and S. Ravi

### 8C: System-on-Chip Testing

**Moderators:** P. Harrod, ARM, UK; S. Shoukourian, VirageLogic International, AR

- Low-Cost Software-Based Self-Testing of RISC Processor Cores .................................714  
  N. Kranitis, A. Paschalis, G. Xenoulis, D. Gizopoulos, and Y. Zorniar

- A P1500-Compatible Programmable BIST Approach for the Test of Embedded Flash Memories  
  ........................................................................................................................................720  
  P. Bernardi, M. Rebaudengo, M. Sonza Reorda, and M. Violante

- Test Data Compression: The System Integrator’s Perspective .....................................726  
  P. Gonciari, B. Al-Hashimi, and N. Nicolici

- Time Domain Multiplexed TAM: Implementation and Comparison .........................732  
  Z. Ebadi and A. Ivanov
Layout-Driven SOC Test Architecture Design for Test Time and Wire Length Minimization ........................................738
K. Goel and E. Marinissen

Delay Fault Testing of Core-Based Systems-On-A-Chip ........................................................................................................744
Q. Xu and N. Nicolici

8D: Synthesis and Analysis of Digital Circuits
Moderators: W. Kunz, Kaiserslautern U, DE; T. Villa, Udine U, IT

Reducing Multi-Valued Algebraic Operations to Binary ..............................................................................................752
J. Jiang, R. Brayton, and A. Mishchenko

Combination of Lower Bounds in Exact BDD Minimization ......................................................................................758
R. Ebendt, W. Günther, and R. Drechsler

A. Freitas and A. Oliveira

Performance-Directed Retiming for FPGAs Using Post-Placement Delay Information ........................................770
U. Seidl, F. Johannes, and K. Eckl

8E: Embedded System Architectures (Embedded Software Forum)
Moderators: W. Fornaciari, Politecnico di Milano, IT; T. Thurner, DaimlerChrysler Research, DE

Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology ......................................................778
A. Agarwal, T. Vijaykumar, and K. Roy

Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation ........................................................................................................................784
G. Surendra, S. Banerjee, and S. Nandy

On-Chip Stochastic Communication .........................................................................................................................790
T. Dumitras and R. Marculescu

An Integrated Approach for Improving Cache Behavior ...............................................................................................796
G. Memik, A. Choudhary, M. Kandemir, and I. Kadayif

Rapid Configuration and Instruction Selection for an ASIP: A Case Study .............................................................802
N. Cheung, S. Parameswaran, and J. Henkel

8F: Specification and Verification in Action
Moderators: W. Ecker, Infineon, DE; T. Kropf, Robert Bosch GmbH, DE

Local Search for Boolean Relations on the Basis of Unit Propagation .......................................................................810
Y. Novikov

Set Manipulation with Boolean Functional Vectors for Symbolic Reachability Analysis ........................................816
A. Goel and R. Bryant

Efficient Preimage Computation Using a Novel Success-Driven ATPG .......................................................................822
S. Sheng and M. Hsiao
Using Formal Techniques to Debug the AMBA System-On-Chip Bus Protocol
A. Roychoudhury, T. Mitra, and S. Karri

Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions
A. Ziv

Organizer/Moderator: R. Wittmann, Nokia, DE
Speakers:
J. Hartung, Cadence, DE
H.-J. Wassener, Atmel, DE
G. Tränkle, Infineon, DE
M. Schröter, CEDIC, DE

Panel Statement

9B: Zoning Chip Estate

Power/Ground Mesh Area Optimization Using Multigrid-Based Technique
K. Wang and M. Marek-Sadowska

A New and Efficient Congestion Evaluation Model in Floorplanning:
Wire Density Control with Twin Binary Trees
S. Wai, E. Young, and C. Chu

Crosstalk Reduction in Area Routing
R. Smey, P. Madden, and B. Swartz

Area Fill Generation with Inherent Data Volume Reduction
Y. Chen, A. Kahng, Y. Zheng, G. Robins, and A. Zelikovsky

9C: Panel: Transaction Based Design: Another Buzzword or the Solution to a Design Problem?
Organizer: H.-J. Schlebusch, Synopsys, DE
Moderator: G. Smith, Gartner Dataquest, US
Panellists:
D. Sciuto, Politecnico di Milano, IT
D. Gajski, UC Irvine, US
C. Mielenz, Infineon Technologies, DE
C.K. Lennard, ARM, UK
F. Ghenassia, STMicroelectronics, FR
S. Swan, Cadence, US
J. Kunkel, Synopsys, US

Panel Statement
9D: Trust in SAT-Based Verification?
Moderators: R. Drechsler, Bremen U, DE; C. Pixley, Synopsys, US

Validating SAT Solvers Using an Independent Resolution-Based Checker:
Practical Implementations and other Applications .................................................................880
L. Zhang and S. Malik

Verification of Proofs of Unsatisfiability for CNF Formulas ..................................................886
E. Goldberg and Y. Novikov

A Circuit SAT Solver with Signal Correlation Guided Learning ............................................892
F. Lu, L. Wang, K. Cheng, and R. Huang

Improving SAT-Based Bounded Model Checking by Means of BDD-Based Approximate Traversals........898
G. Cabodi, S. Nocco, and S. Quer

9E: Transformations for Real-Time Software (Embedded Software Forum)
Moderators: L. Thiele, ETH Zurich, CH; Z. Peng, Linköping U, SE

Generalized Data Transformations for Enhancing Cache Behavior ...........................................906
V. De La Luz, M. Kandemir, I. Kadayif, and U. Sezer

Software Streaming via Block Streaming ................................................................................912
P. Kuacharoen, V. Mooney, and V. Madisetti

Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems ..................................918
Y. Zhang and K. Chakrabarty

9F1: Synthesis Tools for Asynchronous Circuits
Moderators: M. Renaudin, TIMA Laboratory, FR; A. Koelmans, Newcastle U, UK

Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design ..................926
A. Madalinski, A. Bystrov, V. Khomenko, and A. Yakovlev

STG Optimisation in the Direct Mapping of Asynchronous Circuits .........................................932
D. Sokolov, A. Bystrov, and A. Yakovlev

9F2: Collaborative Design and WWW-Based Tools
Moderators: T.J. Kazmierski, Southampton U, UK; W. Mueller, C-LAB Paderborn, DE

Ubiquitous Access to Reconfigurable Hardware: Application Scenarios and Implementation Issues ....940
L. Indrusiak, F. Lubitz, R. Reis, and M. Glesner

Dynamic Tool Integration in Heterogeneous Computer Networks .........................................946
H. Eikerling, W. Mueller, T. Schattkowsky, and J. Wegner
10A: Performance Optimisation in Hardware/Software Codesign

Moderators: J. Madsen, TU Denmark, DK; F. Rousseau, TIMA Laboratory, FR

Layered, Multi-Threaded, High-Level Performance Design ................................................................. 954
A. Cassidy, J. Paul, and D. Thomas

A Co-Design Methodology for Energy-Efficient Multi-Mode Embedded Systems with Consideration of Mode Execution Probabilities ................................................................. 960
M. Schmitz, B. Al-Hashimi, and P. Eles

Processor/Memory Co-Exploration on Multiple Abstraction Levels ....................................................... 966
G. Braun, A. Wieferink, O. Schliebusch, R. Leupers, and H. Meyr, and A. Nohl

10B: Dynamic Resource Management for Reconfigurable Systems

Moderators: Y. Tanurhan, Actel, US; C. Passerone, Politecnico di Torino, IT

Run-Time Management of Logic Resources on Reconfigurable Systems .................................................. 974
M. Gericota, G. Alves, M. Silva, and J. Ferreira

Managing a Reconfigurable Processor in a General Purpose Workstation Environment .......................... 980
M. Dales

Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-On-Chip ........................................................................................................ 986
J. Mignolet, V. Nollet, P. Coene, S. Vernalde, D. Verkest, and R. Lauwereins

10C: Advances in Test Pattern Generation

Moderators: S. Kundu, Intel, US; B. Straube, FhG IIS/EAS Dresden, DE

RTL Test Pattern Generation for High Quality Loosely Deterministic BIST .................................................. 994
M. Santos, J. Fernandes, I. Teixeira, and J. Teixeira

A New Approach to Test Generation and Test Compaction for Scan Circuits ........................................... 1000
I. Pomeranz and S. Reddy

Fully Automatic Test Program Generation for Microprocessor Cores ...................................................... 1006
F. Corno, G. Cumani, M. Sonza Reorda, and G. Squillero

On the Characterization of Hard-To-Detect Bridging Faults .................................................................... 1012
I. Pomeranz, S. Reddy, and S. Kundu

10D: Analogue and Digital Simulation

Moderators: M. Zwolinski, Southampton U, UK; P. Schwarz, FhG IIS/EAS Dresden, DE

The Power Grid Transient Simulation in Linear Time Based on 3D Alternating-Direction-Implicit Method ...................................................................................................................... 1020
Y. Lee and C. Chen

Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching ............................... 1026
Z. Wang and J. Zhu

A Fast Algorithm for the Layout Based Electro-Thermal Simulation .......................................................... 1032
M. Rencz, V. Székely, and A. Poppe
Platform Based Testbench Generation

R. Henftling, M. Bauer, M. Zambaldi, A. Zinn, and W. Ecker

10E: Low Power Software (Embedded Software Forum)

Moderators: M. Miranda, IMEC, BE; F. Fallah, Fujitsu, US

Software Architectural Transformations: A New Approach to Low Energy Embedded Software

T. Tan, A. Raghunathan, and N. Jha

Dynamic Functional Unit Assignment for Low Power

S. Haga, N. Reeves, R. Barua, and D. Marculescu

Implementation and Evaluation of an On-Demand Parameter-Passing Strategy for Reducing Energy

M. Kandemir, W. Zhang, and I. Kolcu

Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors

D. Nicolaescu, A. Veidenbaum, and A. Nicolau

10F: Application Specific Memory Synthesis

Moderators: R. Hermida, Madrid Complutense U, ES; P. Eles, Linköping U, SE

Layer Assignment Techniques for Low Energy in Multi-Layered Memory Organisations

E. Brockmeyer, M. Miranda, F. Catthoor, and H. Corporaal

Mesh Partitioning Approach to Energy Efficient Data Layout

S. Hettiaratchi and P. Cheung

On-Chip Stack Based Memory Organization for Low Power Embedded Architectures

M. Mamidipaka and N. Dutt
Poster Sessions

4P: CAD for Analogue Design, Design Methodologies and Physical Design

Figure of Merit Based Selection of A/D Converters ................................................................. 1090
   M. Vogels and G. Gielen

XBM2PLA: A Flexible Synthesis Tool for Extended Burst Mode Machines ........................... 1092
   O. Kraus and M. Padeffke

Multithreaded Synchronous Data Flow Simulation ................................................................. 1094
   J. Kin and J. Pino

PLFire: A Visualization Tool for Asynchronous Phased Logic Designs .................................. 1096
   K. Fazel, M. Thornton, and R. Reese

Extraction of Piecewise-Linear Analog Circuit Models from Trained Neural Networks Using Hidden Neuron Clustering .............................................................. 1098
   S. Doboli, G. Gothoskar, and A. Doboli

Simulation and Analysis of Embedded DSP Systems Using MASIC Methodology ................. 1100
   A. Deb, J. Öberg, and A. Jantsch

   J. Lo, W. Kuo, T. Hwang, and A. Wu

Hierarchical Global Floorplacement Using Simulated Annealing and Network Flow Area Migration ................. 1104
   W. Choi and K. Bazargan

LIT — An Automatic Layout Generation Tool for Trapezoidal Association of Transistors for Basic Analog Building Blocks ................................................................. 1106
   A. Girardi and S. Bampi

Symbolic Analysis of Nonlinear Analog Circuits ..................................................................... 1108
   A. Manthe, Z. Li, R. Shi, and K. Mayaram

Improved Time Domain Simulation of Optical Multimode Intrasytem Interconnects............... 1110
   J. Gerling, O. Stübbe, J. Schrage, G. Mrozynski, and J. Teich

A New Crosstalk Noise Model for DOMINO Logic Circuits ................................................ 1112
   S. Choi and K. Roy

Modeling Noise Transfer Characteristic of Dynamic Logic Gates ........................................ 1114
   L. Ding and P. Mazumder

5P: Reconfigurable Computing and Systems Design

Heterogeneous Programmable Logic Block Architectures ....................................................... 1118
   A. Koorapaty, V. Chandra, K. Tong, C. Patel, L. Pileggi, and H. Schmit

An Industrial/Academic Configurable System-On-Chip Project (CSoC):
Coarse-Grain XPP-/Leon-Based Architecture Integration ..................................................... 1120
   J. Becker, A. Thomas, M. Vorbach, and V. Baumgarte
Development of a Tool-Set for Remote and Partial Reconfiguration of FPGAs .............................................................. 1122
  F. Moraes, D. Mesquita, J. Palma, L. Möller, and N. Calazans

Mapping Applications to an FPFA Tile.......................................................................................................................... 1124
  M. Rosien, Y. Guo, G. Smit, and T. Krol

Load Distribution with the Proximity Congestion Awareness in a Network On Chip .................................................... 1126
  E. Nilsson, M. Millberg, J. Öberg, and A. Jantsch

Micro-Network for SoC: Implementation of a 32-Port SPIN Network ........................................................................ 1128
  A. Andriahantenaina and A. Greiner

A Fully Self-Timed Bit-Serial Pipeline-Architecture for Embedded Systems .............................................................. 1130
  A. Rettberg, M. Zanella, C. Bobda, and T. Lehmann

Library Functions Timing Characterization for Source-Level Analysis ........................................................................ 1132
  C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto

G-MAC: An Application-Specific MAC/Co-Processor Synthesizer .............................................................................. 1134
  A. Chang, W. Kuo, T. Hwang, and A. Wu

Power Constrained High-Level Synthesis of Battery Powered Systems ........................................................................ 1136
  S. Nielsen and J. Madsen

PARLAK: Parametrized Lock Cache Generator ........................................................................................................ 1138
  B. Akgul and V. Mooney

A Secure Web-Based Framework for Electronic System Level Design ...................................................................... 1140
  T. Kazmierski and X. Yang

6P: Low Power Design and Estimation, Verification and Testing

Background Data Organisation for the Low-Power Implementation in Real-Time of a Digital Audio Broadcast Receiver on a SIMD Processor ................................................................. 1144
  P. Op de Beeck, C. Ghez, E. Brockmeyer, M. Miranda, F. Catthoor, and G. Deconinck

Compiler Support for Reducing Leakage Energy Consumption .................................................................................. 1146
  W. Zhang, M. Kandemir, N. Vijaykrishnan, M. Irwin, and V. De

An Analytical Model for Predicting the Remaining Battery Capacity of Lithium-Ion Batteries ..................................... 1148
  P. Rong and M. Pedram

Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems ........................................................................................................ 1150
  J. Luo, N. Jha, and L. Peh

Decomposition of Extended Finite State Machine for Low Power Design ........................................................................ 1152
  M. Lee, T. Hwang, and S. Huang

Equisolvability of Series vs. Controller’s Topology in Synchronous Language Equations ........................................... 1154
  N. Yevtushenko, T. Villa, R. Brayton, A. Sangiovanni-Vincentelli, and A. Petrenko

Using RTL Statespace Information and State Encoding for Induction Based Property Checking .................................. 1156
  M. Wedler, D. Stoffel, and W. Kunz
Combining Simulation and Guided Traversal for the Verification of Concurrent Systems ........................................1158
  E. Pastor and M. Peña

Selectively Clocked CMOS Logic Style for Low-Power Noise-Immune Operations in Scaled Technologies .................................................................................................................................1160
  N. Sirisantana and K. Roy

Self-Testing Embedded Checkers for Bose-Lin, Bose, and a Class of Borden Codes.........................................................1162
  S. Tarnick

Non-Intrusive Concurrent Error Detection in FSMs through State/Output Compaction and Monitoring via Parity Trees ........................................................................................................................................1164
  P. Drineas and Y. Makris

7P: System Level Design and Specification and Testing Techniques

SAT-Based Techniques in System Synthesis.........................................................................................................................1168

Refinement of Mixed-Signal Systems with SystemC.............................................................................................................1170
  C. Grimm, C. Meise, W. Heupke, and K. Waldschmidt

Polychrony for Refinement-Based Design..........................................................................................................................1172
  J. Talpin, P. Le Guernic, S. Shukla, R. Gupta, and F. Doucet

Automatic Generation of Simulation Monitors from Quantitative Constraint Formula.....................................................1174
  X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe

Consequences of RAM Bitline Twisting for Test Coverage..................................................................................................1176
  I. Schanstra and J. van de Goor

An Approach to the Classification of Mixed-Signal Circuits in a Pseudorandom Testing Scheme........................................1178
  F. Corsi, C. Marzocca, and G. Matarrese

Test Generation for Acyclic Sequential Circuits with Single Stuck-At Fault Combinational ATPG.........................................1180
  H. Ichihara and T. Inoue

Comparison of Test Pattern Decompression Techniques...................................................................................................1182
  O. Novák

Evolutionary Optimization of Markov Sources for Pseudo Random Scan BIST.................................................................1184
  I. Polian, B. Becker, and S. Reddy

Test Data Compression Based on Output Dependence.......................................................................................................1186
  I. Pomeranz and S. Reddy

A Unified Approach for SOC Testing Using Test Data Compression and TAM Optimization............................................1188
  V. Iyengar, A. Chandra, S. Schweizer, and K. Chakrabarty

Author Index ...........................................................................................................................................................................1191
DATE 2003 Executive Committee

GENERAL CHAIR
Diederik Verkest
IMEC, Leuven, BE

PROGRAM CHAIR
Norbert Wehn
Kaiserslautern U, DE

VICE CHAIR AND SPECIAL SESSIONS
Joan Figueras
UP Catalunya, Barcelona, ES

VICE PROGRAM CHAIR & TUTORIALS
Georges Gielen
KU Leuven, BE

PAST CHAIR AND FINANCE CHAIR
Jose Epifanio da Franca
ChipIdea, Lisbon, PT

PAST PROGRAM CHAIR
Carlos Delgado Kloos
U Carlos III Madrid, ES

DESIGNERS’ FORUM
Donatella Sciuto
Politecnico di Milano, IT

EXHIBITION PROGRAM
Rudy Lauwereins
IMEC, Leuven, BE

HANDS-ON TUTORIALS
Eugenio Villar
Cantabria U, ES

AUDIO VISUAL
Udo Kebschull
Leipzig U, DE

POSTERS
Bart Kienhuis
LIACS, NL

ELECTRONIC REVIEW
Wolfgang Müller
Paderborn U, DE
DAC REPRESENTATIVE
Bryan Ackland
Agere Systems, Holmdel, US

IEEE REPRESENTATIVE
Yervant Zorian
Virage Logic, US

ASPDAC REPRESENTATIVE
Tokinori Kozawa
Starc, JP

ICCAD REPRESENTATIVE
Rolf Ernst
TU Braunschweig, DE

EDA CONSORTIUM REPRESENTATIVE
Larry Eberle
Synopsys, US

EDA CONSORTIUM REPRESENTATIVE
Pamela Parrish
EDA Consortium, US

LOCAL ARRANGEMENTS
Volker Dueppe
Siemens, Munich, DE

EXHIBITION MANAGER
Andrew Porter
EDA, London, UK

EVENT MANAGER
Gordon Adshead
MDT, UK

EXHIBITION SECRETARIAT
Jeremy Kenyon
EDA, London, UK

CONFERENCE SECRETARIAT
Sue Menzies
European Conferences
Edinburgh, UK
## Technical Program Chairs

<table>
<thead>
<tr>
<th>Method</th>
<th>Chair</th>
<th>Institution</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SYSTEM DESIGN METHODS</strong></td>
<td>Luciano Lavagno</td>
<td>Politecnico di Torino, IT</td>
</tr>
<tr>
<td><strong>SYSTEM DESIGN METHODS</strong></td>
<td>Wido Kruijtzer</td>
<td>Philips, NL</td>
</tr>
<tr>
<td><strong>ANALOGUE &amp; MIXED A/D SYSTEMS</strong></td>
<td>Piet Wambacq</td>
<td>IMEC, BE</td>
</tr>
<tr>
<td><strong>ANALOGUE &amp; MIXED A/D SYSTEMS</strong></td>
<td>Andreas Kaiser</td>
<td>IEMN-ISEN, FR</td>
</tr>
<tr>
<td><strong>DESIGN OF LOW POWER SYSTEMS</strong></td>
<td>Wolfgang Nebel</td>
<td>Oldenburg U &amp; OFFIS, DE</td>
</tr>
<tr>
<td><strong>DESIGN OF LOW POWER SYSTEMS</strong></td>
<td>Massoud Pedram</td>
<td>Southern California U, US</td>
</tr>
<tr>
<td><strong>PLATFORM DESIGN</strong></td>
<td>Ralf Seepold</td>
<td>Carlos III de Madrid U, ES</td>
</tr>
<tr>
<td><strong>PLATFORM DESIGN</strong></td>
<td>Teresa Riesgo</td>
<td>UP Madrid, ES</td>
</tr>
<tr>
<td><strong>RECONFIGURABLE COMPUTING</strong></td>
<td>Wolfgang Rosenstiel</td>
<td>FZI/Tuebingen U, DE</td>
</tr>
<tr>
<td><strong>RECONFIGURABLE COMPUTING</strong></td>
<td>Kurt Keutzer</td>
<td>UC Berkeley, US</td>
</tr>
<tr>
<td><strong>SYNCHRONIZATION METHODS</strong></td>
<td>Marc Renaudin</td>
<td>TIMA, Grenoble, FR</td>
</tr>
<tr>
<td><strong>SYNCHRONIZATION METHODS</strong></td>
<td>Rajit Manohar</td>
<td>Cornell U, US</td>
</tr>
<tr>
<td><strong>MULTIPROCESSOR &amp; NETWORKS ON CHIP</strong></td>
<td>Ahmed Jerraya</td>
<td>TIMA, Grenoble, FR</td>
</tr>
<tr>
<td><strong>MULTIPROCESSOR &amp; NETWORKS ON CHIP</strong></td>
<td>Giovanni De Micheli</td>
<td>Stanford U, US</td>
</tr>
</tbody>
</table>
CAD FOR ANALOG
Helmut Graeb
TU Munich, DE

CAD FOR ANALOG
Agnieszka Konczykowska
Alcatel R&I, FR

INTERCONNECT, EMC & PACKAGING
Luis Miguel Silveira
TU Lisbon, PT

INTERCONNECT, EMC & PACKAGING
Uwe Feldman
Infineon, DE

FORMAL VERIFICATION
Carl Pixley
Synopsys, Portland, US

FORMAL VERIFICATION
Thomas Kropf
Bosch, DE

COLLABORATIVE DESIGN
Tom Kazmierski
Southampton U, UK

COLLABORATIVE DESIGN
Franc Brglez
North Carolina State U, US

POWER ESTIMATION & OPTIMIZATION
Enrico Macii
Politecnico di Torino, IT

POWER ESTIMATION & OPTIMIZATION
Kaushik Roy
Purdue U, US

DEFECT BASED TESTING
Michel Renovell
LIRMM, FR

DEFECT BASED TESTING
Jose Pineda
Philips, NL

ANALOG & MIXED SIGNAL TEST
Jose Luis Huertas
CNM-IMSE, Seville, ES

ANALOG & MIXED SIGNAL TEST
Bozena Kaminska
Fluence Technology, US
Vendors Committee

Wesley Ryder — Mentor Graphics, UK (Chair)
Rudy Lauwereins — IMEC, BE (Chair Exhibition Program)

Herman Beke  Adelante Tech, Leuven, BE
Karen Copson  Cadence Design Systems, UK
Peter Denyer  Sun Microsystems, US
Larry Eberle  Synopsys, US

Carsten Elgert  Mentor Graphics, DE
Wolfgang Nebel  Chipvision Design Systems, DE
Pamela Parrish  EDA Consortium, US
Andrew Porter  EDA, UK

DATE Sponsor Committee

CHAIR AND EDAA CHAIR
Peter Marwedel
Dortmund U, DE

EDAA FINANCE CHAIR
Herman Beke
Adelante Technology, BE

IEEE COMPUTER SOCIETY
TW Williams
Synopsys, US

IEEE COMPUTER SOCIETY
Yervant Zorian
Virage Logic, US

RAS
Alex Stempkovsky
Russian Academy of Science, RU

ECSI
Jean Mermet
ECSI, FR

ACM-SIGDA
Jim Cohoon
U Virginia, US


xxx
Technical Program Committee

Bashir M. Al-Hashimi, Southampton U, UK
Gustavo Alves, ISEPPT
Daniel Auvergne, LIRMM, FR
Florence Azais, LIRMM, FR
Adnan Aziz, Texas U, US
M. Balakrishnan, IIT, Delhi, IN
Twan Basten, TU Eindhoven, NL
Juergen Becker, Karlsruhe U, DE
Luca Benini, Bologna U, IT
Alfredo Benso, Politecnico di Torino, IT
Reinaldo A. Bergamaschi, IBM, US
Michel Berkelaar, Magma Design Automation, NL
Gerard Berry, INRIA, FR
Shuvra S. Bhattacharyya, Maryland U, US
Allesandro Bogliolo, Urbino U, IT
Massimo Bombana, Siemens ICN, IT
Dominique Borrione, IMAG, FR
Andreas Both, Motorola, DE
Franc Bruglez, North Carolina State U, US
Randal E. Bryant, Carnegie Mellon U, US
Klaus Buchenrieder, Infineon, DE
Paolo Camurati, Politecnico di Torino, IT
Flavio Canavero, Politecnico di Torino, IT
Juan-Antonio Carballo, IBM, US
Marco Carilli, STMicroelectronics, FR
Gunnar Carlsson, Ericsson Radio Systems, SE
Johan Cartrysee, KHBO, BE
Krishnendu Chakrabarty, Duke U, US
Sreejit Chakravarty, Intel, US
Victor Champac, INAOE-Electronica, MX
Abhijit Chatterjee, Gatech, US
M.R.V. Chaudron, TU Eindhoven, NL
Kuang-Chien Cheng, Verplex Systems, US
Peter Y.K. Cheung, Imperial College London, UK
Vivek Chickersn, IBM, US
Kyoung Choi, Seoul National U, KR
Osvaldo Colavin, STMicroelectronics, US
Massimo Conti, Ancona U, IT
Marcello Coppola, STMicroelectronics, IT
Bernard Courtois, TIMA Laboratory, FR
Jan Craninckx, Alcatel, BE
Walter Daems, KU Leuven, BE
Carl Das, IMEC, BE
Ali Dasdan, Synopsys, US
John F. Dawson, York U, UK
Giovanni De Micheli, Stanford U, US
Carlos Delgado Kloos, Carlos III de Madrid U, ES
Ed Deprettere, LIACS, NL
David Dill, Stanford U, US
Alex Doboli, SUNY, US
Rolf Drechsler, Siemens, DE
Nikhil Dutt, UC Irvine, US
Wolfgang Ecker, Infineon, DE
Martyn Edwards, UMIST, UK
Hossam El Gindy, New South Wales U, AU
Petru Elea, Linkoping U, SE
Ibrahim Elfadel, IBM, US
Peeter Ellervee, TU Tallinn, EE
Rolf Ernst, TU Braunschweig, DE
Hans Eveking, TU Darmstadt, DE
Peter Feldmann, IBM, US
Uwe Feldmann, Infineon, DE
Francisco V. Fernandez, IMSE CNM, ES
Milagros Fernandez, Centeno, UCM, ES
Franco Fiori, Politecnico di Torino, IT
Limor Fix, Intel, IL
Marie-Lise Flottes, LIRMM, FR
William Fornaciari, Politecnico di Milano, IT
Norbert Fristacky, Slovak Technical U, SK
Paul Fugger, Infineon, AT
Hideo Fujiiwara NAIST, JP
Franco Fummi, Verona U, IT
Pierangelo Garino, TILAB, IT
Jim Garside, Manchester U, UK
Catherine Gebotys, Waterloo U, CA
Daniel Geist, IBM, IS
Vassilios Gerousis, Infineon, DE
Georges Gielen, KU Leuven, BE
Ran Ginosar, Technion, IL
Paulo Giusto, Cadence, US
Dimitris Gizopoulos, Piraeus U, GR
Wolfram Glauer, Erlangen U, DE
Manfred Glesner, TU Darmstadt, DE
Michael Goessel, Potsdam U, DE
Helmut Graeb, TU Munich, DE
Miltos Grammatikakis, ISD, GR
Werner Grass, Passau U, DE
Guido Gronthoud, Philips, NL
Herbert Gruenbacher, Carinthia Tech. Inst., AT
Rajesh Gupta, UC Irvine, US
Sandeep Gupta, Southern California U, US
David Harris, Harvey Mudd Coll, US
Ian Harris, Massachusetts U, US
Peter Harrod, ARM, UK
Reiner Hartenstein, Kaiserslautern U, DE
Takashi Hasegawa, Fujitsu, US
Soha Hassoun, Tufts U, US
Kazumi Hatayama, Hitachi, JP
Lars Hedrich, Hannover U, DE
Christoph Heer, Infineon, DE
Sybille Hellebrand, Innsbruck U, AT
Jeremy Hendy, Symbionics, UK
Joerg Henke, NEC, US
Klaus Hering, TU Chemnitz, DE
Roman Hermida, Madrid Complutense U, ES
Payam Heydari, UC Irvine, US
Hiromi Hiraishi, Kyoto Sangyo U, JP
Mohktar Hirech, Synopsys, US
Peter Hofstee, IBM, US
Nuno Horta, IST INESC, PT
Harry Hsieh, UC Berkeley, US
Sharon Hu, Notre Dame U, US
Jose Luis Huertas, IMSE CNM, ES
Ed Huijbregts, Magma, NL
Sorin Huss, TU Darmstadt, DE
Paolo Ienne, EPFL, CH
Thomas Ifstroem, Bosch, DE
Andre Ivanov, British Columbia U, CA
Kazuhiko Iwasaki, Tokyo Metropolitan U, JP
Margarida F. Jacome, U Texas at Austin, US
Joern W. Janneck, UC Berkeley, US
Axel Jantsch, Royal Institute of Technology, SE
Ahmed, Jerraya, TIMA Laboratory, FR
Frank M. Johannes, TU Munich, DE
Werner John, FhG Berlin, DE
Hilary Kahn, Manchester U, UK
Andreas Kaiser, ISEN, FR
Philippe Kajfasz, Thales, FR
Bozena Kaminska, Fluence Technology, US
Ramesh Karri, Polytechnic U Brooklyn, US
Tom Kazmierski, Southampton U, UK
Udo Kebschull, Leipzig U, DE
Kurt Keutzer, UC Berkeley, US
David Kinniment, Newcastle U, UK
Bernd Kleijnjohann, Paderborn U/C-LAB, DE
Guenter Knittel, Tuebingen U, DE
Andreas Koch, TU Braunschweig, DE
Gernot Koch, Bridges2silicon, US
Michael Koch, FH Stralsund, DE
Cheng-Kok Koh, Purdue U, US
Agnieszka Konczykowska, Alcatel R&I, FR
Thomas Kropf, Motorola, US
Wido Kruijtzer, Philips Research, NL
Bram Kruseman, Philips, NL
Sandip Kundu, Intel, US
Wolfgang Kunz, Kaiserslautern U, DE
Parag Lala, Arkansas U, US
Christian Landrault, LIRMM, FR
Rudy Lauwereins, IMEC, BE
Luciano Lavagno, Udine U, IT
Domine Leenaerts, Philips Research, NL
Katarzyna Leijten-Nowak, Philips, NL
Rainer Leupers, RWTH Aachen, DE
Regis Leveugle, TIMA Laboratory, FR
Oz Levi, Improv Systems, US
Jens Lienig, Bosch, DE
Menno Lindwer, Philips, NL
Monica Lobetti-Bodoni, Siemens, IT
Juan Carlos Lopez, Castilla-La Mancha U, ES
Veikko Loukusa, Nokia Mobile Phones, FI
Daniel Luca, MIT, US
Patrick Lysaght, Xilinx, US
Fadi Maamari, Logic Vision, US
Robert Schwencker, Infineon, DE
Donatella Sciuto, Politecnico di Milano, IT
Carl Sechen, Washington U, US
Ralf Seepold, Carlos III de Madrid U, ES
Jaume Segura, Illes Balears U, ES
Bran Selic, Rational, US
Mary Sheeran, Chalmers U, SE
Narendra Shenoy, Synopsys, IN
Tom Shiple, Synopsys, FR
Samvel Shoukourian, Yerevan State U, AM
Sandeep Shukla, UC Irvine, US
Joseph Sifakis, IMAG, FR
Luis Miguel Silveira, INESC, PT
Tatjana Simunic, Hewlett Packard, US
Satnam Singh, Xilinx, US
Jerry Soden, Sandia National Labs, US
Fabio Somenzi, Colorado U, US
Matteo Sonza Reorda, Politecnico di Torino, IT
Jens Sparso, TU Denmark, DK
Mircea Stan, Virginia U, US
Janusz A. Starzyk, Ohio U, US
Franz-Josef Stewing, Materna, DE
Leon Stok, IBM, US
Erik Stoy, Ericsson, SE
Bernd Straube, FHG IIS/EAS Dresden, DE
Jan Stuyt, Philips Semiconductors, NL
Ozev Sule, Duke U, US
S. Sunter, Logic Vision, US
Hiroaki Takada, TU Toyohashi, JP
Jean-Pierre Talpin, IRISA/INRIA, FR
Yankin Tanurhan, Actel, US
Steffen Tarnick, SATCON GmbH, DE
Juergen Teich, Erlangen-Nuremberg U, DE
Joao Paolo, Teixeira, IST INESC, PT
Frans Theeuwen, Philips, NL
Lothar Thiele, ETHZ, CH
Donald Thomas, Carnegie Mellon U, US
Wolfgang Thronicke, C-LAB, DE
Thomas Thurner, DaimlerChrysler Research, DE
Kari Tiensyrja, VTT, FI
Jose Tierno, IBM, US
Vivek Tiwari, Intel, US
Lionel Torres, LIRMM, FR
Nur Touba, Texas U, US
Shuji Tsukiyama, Chuo U, JP
Cludio Turchetti, Ancona U, IT
Raimund Ubar, TU Tallinn, EE
Alain Vachoux, EPFL, CH
Frank Vahid, UC Riverside, US
Matteo Valero, UP Catalunya, ES
Kees van Berkel, Philips Research, NL
Ad Van de Goor, TU Delft, NL
Gerd Vandersteens, IMEC, BE
Laura Vanzago, STMicroelectronics, IT
Moshe Vardi, Rice U, US
Stamatis Vassiliadis, TU Delft, NL
Ranga Vemuri, Cincinnati U, US
Ingrid Verbauwhede, UCLA, US
Eric Verhulst, Lancelot Research, NL
Serge Vernalde, IMEC, BE
Tiziano Villa, Parades, IT
Eugenio Villar, Cantabria U, ES
Martin Vorbach, PACT Informationstech, DE
Flavio Wagner, UFRGS, BR
Duncan M. Walker, Texas A&M U, US
Piet Wambacq, IMEC, BE
Norbert Wehn, Kaiserslautern U, DE
Robert Weigel, Erlangen-Nuremberg U, DE
Peter Weingart, Nokia, DE
John Willis, FTL Systems, US
Peter Wilson, Southampton U, UK
Wayne Wolf, Princeton U, US
Cheng-Wen Wu, NTHU, TW
Alex Yakovlev, Newcastle U, UK
Hiroto Yasuura, Kyushu U, JP
Sungjoo Yoo, IMAG, FR
Roberto Zafalon, STMicroelectronics, IT
Jianwen Zhu, Toronto U, CA
Martina Zitterbart, Karlsruhe U, DE
Yervant Zorian, Virage Logic, US
Mark Zwolinski, Southampton U, UK
Reviewers

The DATE Executive Committee gratefully acknowledges the assistance of the following persons in the review process.

Einar Aas
Afshin Abdollahi
Javed Absar
Saurabh Adya
Amit Agarwal
Anuradha Agarwal
Yazdan Aghaghiri
S. Shekhar Agrawal
Yongjin Ahn
Selim Sermet Akbay
Tankut Agrawal
Zaid Al-Ars
Perry Alexander
Jose C. Alves
Hugo Andrade
Vassilis Androutsopoulos
Iosif Antochi
Guido Araujo
Ralf Arnold
Baris Arslan
Sameh Asaad
Mohamed Azimane
Paolo Azzoni
Raoul Badaoui
John Bainbridge
Lakshmanan
Balasubramanian
Francisco Barat
Sharon Barber
Theodor Andrei Bartic
Ralf Beckers
Marcus Bednara
Rami Beidas
Marco Bekooij
Shoham Ben-David
Mladen Berekovic
Stefan Bergler
Serge Bernard
Joerg Berthold
Amitava Bhaduri
Soumendu Bhattacharya
Subhrajit Bhattacharya
Partha Biswas
Francois Bodin
Christiana Bolchini
Andrea Bona
Pradip Bose
Peter T. Breuer
A.D. Brown
Francesco Bruschi
Marcio Burridge
Aiqun Cao
Alexandre Bystrov
Gianpietro Cabodi
Joao Canas Ferreira
Yun Cao
Luigi Carro
Paul Caspi
Guy Cathebras
M.R.V. Chaudron
Guangyu Chen
K.C. Chen
Yiran Chen
Kuo-Liang Cheng
Wei-Chung Cheng
Dmitry Cheresiz
Sasikumar Cherubal
Lih-yih Chiou
Youngchul Cho
Kihwan Choi
Hunsoo Choo
Paul Coene
George Constantinides
Henk Corporaal
Angelo Corsaro
Dan Crisu
Miroslav Cupak
Paolo D’Alberto
Luca Daniel
Klaus Danne
Erwinde Kock
Victor Delaluz
Rolando Delling
Kristof Denolf
Dirk Desmet
Giorgio Di Natale
Mario Diaz Nava
Mengmeng Ding
Petr Dobrovolny
Gines Domenech-Asensi
Frederic Doucet
Nicola Drago
Zahra Ebadi
Wolfgang Eberle
Doug Edwards
Aristides Efthymiou
Karsten Einwich
Nur Engin
Farzan Fallah
Claire F. Fang
Hanif Fatemi
Michele Favalli
Victor Fernandez
Fabrizio Ferrandi
Alessandro Fin
Peter Foldesy
Eva Fordran
Ana Freitas
Norbert Froehlich
Tomohiro Fujita
Masahiro Fukui
Oscar Garnica
Lovic Gauthier
Manuel G. Gericota
Steven German
Jeroen Geuzebroek
Tony Givargis
Volker Gloeckel
Leonid Gluhovsky
Amit Goel
Andre Goersch
Ralf Goetsche
Victor Mauro Goulart Ferreira
Cornelia Grabbe
Christian Grecu
Roman Guider
Philipp Guillaume
Matthias Gulbins
Sumit Gupta
Yajun Ha
Achintya Halder
Said Hamdioui
Kee-Sung Han
Frank Hannig
Christian Haubelt
Juergen Haufe
Chen He
Georg Hebermehl
Sven Heithecker
Domenik Helms
Sambuddhi Hettiaratchi
Jose Ignacio Hidalgo
Richard Hofmann
Hans Holten-Lund
Jan Hoogerbrugge
Yu Hou
Ruey-Fu Huang
Michiko Inoue
Ali Iranli
Illya Issemin
Damir Jamsek
Marek Jersak
Hoong Sang Jin
Jinyong Jung
Artur Jutman
Ismail Kadayif
Tetsuro Kage
Martin Kaibel
Krishnan Kailas
Praveen Kalla
Timothy Kam
Sunder Rajan Kankipati
Martin Kardos
Bernardo Kastrup
X. Kavousianos
Shoji Kawahito
Arjan Kenter
Soohtae Kim
Volker Klotz
Christos Kloukinas
Heiko Klussmann
Sanatan Kolay
Nektarios Kranitis
Victor Kravets
Lars Kruse
Prabhakar Kudva
Andras Kun
Georgi Kuzmanov
Casper Lageweg
Shuvendu Lahiri
Wai-Ching Douglas Lam
Juan Lanchares
Sebastian Lange
Stefan Langemeyer
Erik Larsson
Laurent Latorre
Andreas Lehner
Jaehwan Lee
Sunghyun Lee
Andreas Leininger
Andreas Lemke
Chen Li
Lihua Li
Greg Lie
Hanno Lieske
Changhong Lin
Dimitri Linten
Hongchao Liu
Marisa Lopez-Vallejo
Ruibing Lu
Wayne Luk
Emil Lupon Roses
Tiehan Lv
Youngran Ma
Alberto Macii
Piero Malcovati
Mahesh Mamidipaka
Freddy Y.C. Mang
Leonardo Mangeruca
Salvador Manich Bou
Xun Mao
Theodore Marescaux
Joao Marques Silva
Javier Martin
Walter Maydl
Roderick McConnell
Binfeng Mei
Wim Melis
Patrick Merken
Bart Mesman
Jean-Yves Mignolet
Ravindran Mohanavelu
Kartik Mohanram
M. Carmen Molina
Wai Sum Mong
Jaime Moreno
Elena Moscu
Sanaz Mostaghim
Mohammad Reza Mousavi
Francisco Moya
Jose M. Moya
Masanori Muroyama
Richard Murphy
Francois Nacabal
Lutz Naethke
Makoto Nagata
Mosheh Nahvi
Nacho Navarro
Ingmar Neumann
Ziv Nevo
Laurentiu Nicolae
Sune F. Nielsen
Jari Nikara
Carsten Nitsch
Sergio Nocco
Vincent Nollet
Bernd Obermeier
Juan Ocampo
Namhsuk Oh
Satoshi Ohtake
Takumi Okamoto
Makiko Okumura
Simone Orcioni
Sule Ozev
Marius Padure
D. Paker
Martin Palkovic
Partha Pande
Antonis Papanikolaou
Francesco Papariello
Jun Cheol Park
Bipul C. Paul

xxxvi
Welcome to Date 2003

On behalf of the Executive and Technical Program Committees, we take great pleasure in welcoming you to Munich and to DATE 03, the single, most comprehensive European Conference and Exhibition event bringing together academic researchers, industry specialists, users and vendors in the fields of Design, Automation and Test of electronic circuits and systems.

The endless quest for faster, cheaper, smaller electronic products, particularly for the growing consumer and communications markets, dictate that increasingly complex designs be generated in continuously shrinking time scales. Design automation is a strategic technology for modern electronic systems, from simple ASICs via embedded IP cores to large systems on chip made of heterogeneous processors communicating via on-chip networks. The use of embedded processors in SoCs requires an ever-increasing emphasis on embedded software development techniques as part of the design process of state-of-the-art electronic systems. Testing of these complex electronic systems remains a challenge.

DATE has become the pre-eminent European conference addressing research and development activities in the field of design technology. World leading companies in multimedia, wireless communications, and automotive industries have led to the emergence of recognised European specialities in Embedded Systems as well as Intellectual Property and System-on-Chip Technologies, particularly with a strong mixed-signal content. These are three of the most important driving forces behind the explosive growth of Information Technology and the main contributors to accelerate the pace of electronic integration allowing complex systems to be built into a single chip. DATE is a unique event where the latest scientific and technological developments are brought to the public from the leading players in the field. DATE, therefore, offers a once-in-a-year occasion to find out more about the technical and architectural trends of circuits and systems, small and large, and the design, automation and test challenges they bring to tool vendors and PCB companies as well as semiconductor and IP providers alike.

A total of 590 submissions were received for DATE 03, a close to 10 percent increase over the previous edition. After careful consideration, the Program Committee has selected 98 papers for long presentations, 54 papers for short presentations and 49 papers for presentation as posters. An additional 36 papers will be presented in the Designers’ Forum, a technical program track devoted to the presentation and discussion of practical, industry-oriented design experiences and methodologies using state of the art design tools. New at DATE 03 is the Embedded Software Forum, a technical program track covering the 3 days of the conference, dedicated to all aspects of embedded software. Last but not least, 12 Special Sessions have been chosen to bring stimulating insights and vibrant discussions in state-of-the-art topics.

Another innovation is the DATE Focus on Business and Industry, a presentation theatre located on the exhibition floor, offering exhibition visitors and conference delegates a fresh view on some key technical and non-technical issues in the current electronic systems design market. In complement to the main technical and scientific program, we have designed a number of valuable education activities in the days before and after the conference. These are the Pre-Conference Tutorials on Monday and two full day Master Courses on Friday. The organization of many Hands-on-Tutorials, a PCB Symposium, a University Booth, fringe meetings, and social events offer a wide variety of extra opportunities to meet and exchange information on relevant issues for the design, automation and test communities.

Many volunteers have given their best efforts to make this Conference and Exhibition an outstanding event. We would like to thank all the members of the Sponsors Committee, the Executive Committee, the Program Committee, the Vendors Committee and the Exhibitors, as well as all the Authors, Speakers, Session Organizers, Session Chairs, and Reviewers for their continued interest, energy and support to DATE. We hope that you will enjoy the DATE 03 Conference and Exhibition as much as all of us have enjoyed organising it for you.

Diederik Verkest, General Chairman
Norbert Wehn, Program Chairman
Best Paper Awards

Each year the Design, Automation and Test in Europe Conference presents awards to the authors of the most outstanding papers of the previous year’s conference. The selection is performed by an award committee, based on the results of the reviewing process, the quality of the final paper and the quality of the presentation.

The paper selected as the most outstanding in the field of CAD (track A) is:

Analysis of Nonlinearities in RF Front End Architectures
Using a Modified Volterra Series Approach

by Michaël Goffioul, Piet Wambacq, Gerd Vandersteen and Stéphane Donnay of IMEC, Belgium

The paper selected as the most outstanding in the field of Tools (track B) is:

Using Problem Symmetry in Search Based Satisfiability Algorithms

by Evgueni I. Goldberg of Cadence Berkeley Labs., USA
Mukul R. Prasad of Fujitsu Labs of America, USA
Robert K. Brayton of UC Berkeley, USA

The paper selected as the most outstanding in the field of Test (track C) is:

Reducing Test Application Time through Test Data Mutation Encoding

by Sherief Reda and Alex Orailoglu of UC San Diego, USA

Congratulations to the winners!
A1: System Modelling with SystemC
Organizer: Rachael Mahoney, Doulos, UK
Speaker: John Aynsley, Doulos, UK

Complexities of present systems or SoC designs are forcing the movement to a higher level of abstraction than RTL. With most of the system containing a large portion of software, the present languages, methodologies and tools are not adequate to tackle system-level design. SystemC is a C++ class library aimed at modelling systems with hardware and software content at many different levels of abstraction and using mixed models of computation. SystemC is already being proven in an industrial context for the transaction-level modelling of bus and processor based systems, where it excels.

This tutorial includes an overview of SystemC, an introduction to the key features of SystemC version 2.0, a discussion of the main abstraction levels, and a case study showing the practical use of SystemC for transaction-level modelling. A case study example design is refined from an abstract untimed functional (UTF) model using abstract fifo channels through a timed functional (TF) model to a transaction-level bus model, and finally to a cycle-accurate (CA) model including both hardware and software elements. A simple example of hardware-software partitioning is shown. The SystemC refinement process is discussed, including the use of SystemC interfaces during communication refinement. The issues of performance and accuracy of the SystemC simulation are considered in the context of the various abstraction levels.

B1: Recent Advances in Verification, Equivalence Checking and SAT-Solvers
Organizer: Dhiraj Pradhan, Bristol U, UK
Speakers: Dhiraj Pradhan, Bristol U, UK; Magdy Abadir, Motorola, US; Li-C Wang, UC Santa Barbara, US

This tutorial provides an overview of recent developments as well as basic principles in verification, equivalence checking and SAT-Solvers. It also provides a perspective of practical industrial experiences in the use and development of the tools.

In the first part the design flow and the role of RTL verification will be described. An overview of techniques will be given, including simulation-based techniques, basic concepts of equivalence checking, combinational equivalence checking, ATPG-based techniques. Also an overview of solvers will be given (structural verification, BDD-based solvers, SAT-based solvers). The role of Decision Diagrams (BDDs, zBDDs, mBDDs) will be discussed. In the second part concepts of SAT solvers are discussed, and some new EDA-related techniques are presented. Finally, the tutorial will give an overview of various commercially available tools and their applicability. Also future challenges will be lined out, such as design for verifiability, and potential new directions will be given.

C1: Mixed-Signal Design Using Verilog-AMS and VHDL-AMS
Organizer: Olaf Zinke, Cadence, US
Speaker: Olaf Zinke, Cadence, US

With the evolution towards highly integrated systems (SoC’s) in ultra deep submicron CMOS technologies, more and more of these systems become mixed-signal, containing also analogue and/or RF parts. The design complexity for these mixed-signal systems requires new design methodologies.

This tutorial will give an introduction to language-based mixed-signal design methodologies. The tutorial will point out how the different analogue and digital design styles converge in the design environment. The use of Verilog-AMS as a design language and VHDL-AMS as a modelling language will be demonstrated. Examples are given on how the mixed-signal capabilities of these languages can be used to reduce the simulation time of mixed-signal systems.
D1: Infrastructure IP for SoC Yield
Organizer: Dimitris Gizopoulos, Piraeus U, GR
Speaker: Yervant Zorian, Virage Logic, US

In addition to the functional IP cores, today’s Systems on Chip (SoC’s) necessitate embedding a special family of IP blocks, called Infrastructure IP blocks. These are meant to ensure the manufacturability of the SoC and to achieve adequate levels of yield and reliability. The Infrastructure IP leverages the manufacturing knowledge and feeds back the information into the design phase.

This tutorial analyses the key trends and challenges resulting in manufacturing susceptibility and field reliability that necessitates the use of such Infrastructure IP. Then it concentrates on several examples of such embedded IP’s for detection, analysis and correction.

This Tutorial is part of the IEEE Computer Society TTTC Test Technology Educational Program (TTEP) 2003.

A2: Reconfigurable Computing: Fundamentals, Architectures and Tools
Organizer: Andreas Koch, TU Braunschweig, DE
Speaker: Andreas Koch, TU Braunschweig, DE

Reconfigurable computing is an important architectural approach in a time of growing chip capacities and increasing demands on flexibility. This tutorial aims to introduce professionals experienced with conventional chip and system design methods to the concept of Reconfigurable Computing. The audience should be familiar with HDLs such as Verilog and have at least a passing acquaintance with programming in a software language such as C. The lecture will discuss tool flows and show examples of inputs and outputs.

In the first part of the tutorial fundamentals of reconfigurable computing will be discussed and its use will be motivated by some successful examples. The second part will examine different architectural choices for integrating reconfigurable components into a large hardware system, and will present a practical example of a reconfigurable co-processor. The third part discusses design flows for reconfigurable systems. This will cover both manual HDL-based programming as well as programming by automatic compilation from a high-level language. It will also be discussed how to exploit the reconfigurability aspect of such a system. Finally, some practical considerations will be given with an overview of commercial reconfigurable off-the-shelf devices, reconfigurable IP blocks and software tools.

B2: Performance Analysis in Communication-Centric SoC Design
Organizer: Rolf Ernst, TU Braunschweig, DE
Speakers: Rolf Ernst, TU Braunschweig, DE; Andreas Herkersdorf, IBM, CH; Lothar Thiele, ETH Zurich, CH

Performance simulation is current industrial practice in complex system design. As is well known, there are serious limitations concerning run-time and simulation coverage. On the other hand, there has been major progress in analytical methods that may complement or even replace performance simulation. This tutorial presents these new analytical methods and demonstrates them on a practical design case.

The first part of the tutorial will give an overview on the problem of performance modeling and estimation, starting from a single process to complex communication-centric heterogeneous systems. The second talk will introduce an important application domain of network processors in which performance evaluation is of highest importance for design optimisation and verification analysis has proven itself. The third talk will demonstrate how to apply formal analysis to network processor design.
C2: Modelling and Simulation Methods for High-Frequency Systems

Organizer: Georges Gielen, KU Leuven, BE
Speakers: Joel Phillips, Cadence, US; Luis Miguel Silveira, TU Lisbon, PT

The frequencies in many electronic systems keep on increasing. This involves both the clock speeds in digital systems, as well as the operating frequencies in RF circuits.

This tutorial is concerned with physical modelling and verification of high-frequency systems. Topics to be covered include parasitic and substrate modelling as well as modelling of sub-systems including frequency-described modules. The presenters will also discuss various issues in simulation, including model order reduction and algorithms for analysis and verification of RF circuits.

D2: Failure Modes in Nanometer Technologies

Organizer: Dimitris Gizopoulos, Piraeus U, GR
Speakers: Chuck Hawkins, New Mexico U, US; Jaume Segura, Balearic Islands U, ES

Process technology scaling has brought current manufacturing processes to the 100 nm region and below. The behavior of IC devices and the interconnect system in nanometer technologies brings new physical effects that, in addition to traditional well-known failure modes, open new challenges in IC testing. In this tutorial we will describe the electronic and physical basis to understand the varieties of CMOS failure mechanisms in up-to-date scaled technologies.

The tutorial will start with an overview of the traditional defect models and test solutions, leading to an analysis of the failure mechanisms in nanometer technologies. Finally, the appropriate test strategies will be presented.

This Tutorial is part of the IEEE Computer Society TTTC Test Technology Educational Program (TTEP) 2003.
Master Courses

M1: Multiprocessor Systems and Networks on Chip

Organizer: Ahmed Jerraya, TIMA, Grenoble, FR
Speakers: Giovanni De Micheli, Stanford U, US
          Sungjoo Yoo, TIMA, Grenoble, FR; Luciano Lavagno, Politecnico di Torino, IT
          Ahmed Jerraya, TIMA, Grenoble, FR

Modern system-on-chip (SoC) design shows a clear trend towards integration of multiple processor cores on a single chip. Typical multiprocessor SoC applications like network processors, multimedia hubs and base-band telecom circuits have particularly tight time-to-market and performance constraints which require a very efficient design cycle. The trend is then to build large designs as a Network-on-Chip. The game is now to interconnect standard components as we used to do for boards a few years ago. This evolution is creating several breaking points in the design process.

This course will address the four main challenges for the design community:

- Prof. Giovanni DeMicheli will consider systems on chips (SoCs) that will be designed and produced in five to ten years from today, with gate lengths in the range 50-100nm. He will talk about the essential problems of interconnect in advanced technologies and the need to address them with a layered methodology that builds upon the experience in networking. He will provide some examples of design practices.

- Dr. Sungjoo Yoo will overview the on-chip communication architecture schemes covering software and hardware parts. The software part includes operating system, device driver, and hardware abstraction layer (HAL). The hardware part may include communication coprocessors such as DMA, bus/network interfaces, communication networks consisting of dynamic/static routers, and memory. He will also explain communication interface architectures such as virtual interface architecture (VIA), intelligent I/O (I2O), etc. in the context of SoC design.

- Prof. Luciano Lavagno will cover the basic concepts of platform-based design, explaining how the separation it offers between users (system designers) and implementers (IP providers) maximises flexibility and re-use, while minimising time to market.

- Dr. Ahmed Jerraya will introduce a component-based design approach to build complex architectures from basic IP modules. The approach provides a natural way to abstract hardware/software interfaces for multiprocessors and network on chip applications. This includes hardware interfaces to adapt components to the communication network and software layer including OS to isolate the software application from the architecture.
Advances in ultra-deep submicron CMOS technology allow the integration on chip of entire systems, including both the digital cores and the analogue interface circuits. The latter provide for the communication or interaction with the outside world. Integrated systems for applications like communications, wireless, consumer, multimedia, biomedical, etc., are therefore increasingly becoming mixed-signal, containing also analogue and/or RF parts. This master course focuses on the design of such RF/mixed-signal systems. The full design flow from system requirements to silicon layout is described, and design methods and tools that support this flow are presented. This is illustrated with several practical design examples, both from existing as well as new emerging wireless applications.

This master course will address the following topics:

- The design flow for RF/mixed-signal systems from system specification to silicon layout will be reviewed and the different design steps will be identified. Architectural front-end exploration methods will be reviewed, and an overview of simulation methods for wireless circuits will be given, including steady-state analysis, phase noise analysis, etc.

- This will then be illustrated with some practical design examples from real-life industrial wireless applications such as Bluetooth and WLAN. The choices for the system architecture will be described, the design of different circuits will be presented, and the design choices and trade-offs that were taken to reduce power and cost will be explained.

- An overview will then be given of existing and emerging design methods and tools that exist to improve the quality and/or increase the productivity in the design of RF/mixed-signal systems. This includes tools for both circuit optimisation and layout synthesis of both mixed-signal and RF blocks, such as VCO’s, data converters, etc.

- Finally, the emerging area of ubiquitous, ultra-small, ultra-low-power sensory-based wireless devices with ad-hoc networking capabilities will be described. Examples are body-area sensory networks, security monitoring devices, and so on. Both the radio aspects and the networking aspects will be reviewed and illustrated.
## Author Index

**Design, Automation and Test in Europe Conference and Exhibition — DATE03**

<p>| Aarts, E. | 2 |
| Abadir, M. | 328 |
| Abid, M. | 674 |
| Achouri, N. | 590 |
| Agarwal, A. | 62 |
| Agarwal, A. | 778 |
| Ahmed, N. | 218 |
| Akgul, B. | 1138 |
| Alarcon, E. | 636 |
| Al-Ars, Z. | 484 |
| Albion, M. | 636 |
| Al-Hashimi, B. | 596 |
| Al-Hashimi, B. | 726 |
| Al-Hashimi, B. | 90 |
| Al-Hashimi, B. | 960 |
| Alves, G. | 974 |
| Andriahantenaina, A. | 1128 |
| Anido, M. | 36 |
| Aragonès, X. | 524 |
| Bacivarov, I. | 550 |
| Bagherzadeh, N. | 36 |
| Bagherzadeh, N. | 468 |
| Balarin, F. | 1174 |
| Bampi, S. | 1106 |
| Banerjee, S. | 784 |
| Barua, R. | 1052 |
| Bauer, M. | 1038 |
| Baumgart, V. | 1120 |
| Bazargan, K. | 1104 |
| Becker, B. | 1184 |
| Becker, J. | 1120 |
| Ben Amor, N. | 674 |
| Benini, L. | 344 |
| Benini, L. | 516 |
| Benini, L. | 706 |
| Bergamaschi, R. | 136 |
| Bernardi, P. | 720 |
| Bertozzi, D. | 706 |
| Bhattacharya, B. | 662 |
| Bhunia, S. | 96 |
| Blaauw, D. | 62 |
| Blodget, B. | 399 |
| Bobda, C. | 1130 |
| Borgatti, M. | 398 |
| Bouchhima, A. | 550 |
| Boutobza, S. | 590 |
| Brandolesa, C. | 1132 |
| Braun, G. | 966 |
| Braun, J. | 484 |
| Brayton, R. | 1154 |
| Brayton, R. | 752 |
| Brockmeyer, E. | 1070 |
| Brockmeyer, E. | 1144 |
| Brooks, R. | 84 |
| Bruni, D. | 516 |
| Bryant, R. | 816 |
| Burbidge, M. | 496 |
| Bystrov, A. | 926 |
| Bystrov, A. | 932 |
| Cabodi, G. | 898 |
| Calazans, N. | 1122 |
| Cambonie, J. | 662 |
| Canaverio, F. | 536 |
| Candaele, B. | 340 |
| Cardoso, J. | 576 |
| Cassidy, A. | 954 |
| Castro-López, R. | 168 |
| Catthoor, F. | 1070 |
| Catthoor, F. | 1144 |
| Catthoor, F. | 516 |
| Chakrabarty, K. | 1188 |
| Chakrabarty, K. | 230 |
| Chakrabarty, K. | 918 |
| Chakraborty, K. | 224 |</p>
<table>
<thead>
<tr>
<th>Name</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gajski, D.</td>
<td>130</td>
</tr>
<tr>
<td>Gericota, M.</td>
<td>974</td>
</tr>
<tr>
<td>Gerling, J.</td>
<td>1110</td>
</tr>
<tr>
<td>Gerstlauer, A.</td>
<td>130</td>
</tr>
<tr>
<td>Ghez, C.</td>
<td>1144</td>
</tr>
<tr>
<td>Ghosh, A.</td>
<td>650</td>
</tr>
<tr>
<td>Gielen, G.</td>
<td>1090</td>
</tr>
<tr>
<td>Gielen, G.</td>
<td>162</td>
</tr>
<tr>
<td>Gielen, G.</td>
<td>238</td>
</tr>
<tr>
<td>Gielen, G.</td>
<td>250</td>
</tr>
<tr>
<td>Gielen, G.</td>
<td>256</td>
</tr>
<tr>
<td>Gielen, G.</td>
<td>642</td>
</tr>
<tr>
<td>Gilbert, F.</td>
<td>356</td>
</tr>
<tr>
<td>Girardi, A.</td>
<td>1106</td>
</tr>
<tr>
<td>Givargis, T.</td>
<td>650</td>
</tr>
<tr>
<td>Gizopoulos, D.</td>
<td>714</td>
</tr>
<tr>
<td>Glesner, M.</td>
<td>940</td>
</tr>
<tr>
<td>Goel, A.</td>
<td>816</td>
</tr>
<tr>
<td>Goel, K.</td>
<td>738</td>
</tr>
<tr>
<td>Goldberg, E.</td>
<td>886</td>
</tr>
<tr>
<td>Gomez, J.</td>
<td>516</td>
</tr>
<tr>
<td>Gonciari, P.</td>
<td>726</td>
</tr>
<tr>
<td>González, J.</td>
<td>636</td>
</tr>
<tr>
<td>Goossens, K.</td>
<td>350</td>
</tr>
<tr>
<td>Gothenoskar, G.</td>
<td>1098</td>
</tr>
<tr>
<td>Gourary, M.</td>
<td>156</td>
</tr>
<tr>
<td>Gourary, M.</td>
<td>244</td>
</tr>
<tr>
<td>Greiner, A.</td>
<td>1128</td>
</tr>
<tr>
<td>Grimm, C.</td>
<td>1170</td>
</tr>
<tr>
<td>Grimm, C.</td>
<td>388</td>
</tr>
<tr>
<td>Grivet-Talocia, S.</td>
<td>536</td>
</tr>
<tr>
<td>Gullapalli, K.</td>
<td>156</td>
</tr>
<tr>
<td>Günther, W.</td>
<td>758</td>
</tr>
<tr>
<td>Guo, Y.</td>
<td>1124</td>
</tr>
<tr>
<td>Gupta, B.</td>
<td>398</td>
</tr>
<tr>
<td>Gupta, R.</td>
<td>1172</td>
</tr>
<tr>
<td>Gupta, R.</td>
<td>270</td>
</tr>
<tr>
<td>Gupta, R.</td>
<td>382</td>
</tr>
<tr>
<td>Gupta, S.</td>
<td>270</td>
</tr>
<tr>
<td>Haga, S.</td>
<td>1052</td>
</tr>
<tr>
<td>Harris, I.</td>
<td>122</td>
</tr>
<tr>
<td>Haubelt, C.</td>
<td>1168</td>
</tr>
<tr>
<td>Haug, G.</td>
<td>562</td>
</tr>
<tr>
<td>Henftling, R.</td>
<td>1038</td>
</tr>
<tr>
<td>Henkel, J.</td>
<td>542</td>
</tr>
<tr>
<td>Henkel, J.</td>
<td>802</td>
</tr>
<tr>
<td>Hermida, R.</td>
<td>264</td>
</tr>
<tr>
<td>Hermida, R.</td>
<td>36</td>
</tr>
<tr>
<td>Herrera, F.</td>
<td>142</td>
</tr>
<tr>
<td>Hettiaratchi, S.</td>
<td>1076</td>
</tr>
<tr>
<td>Heupke, W.</td>
<td>1170</td>
</tr>
<tr>
<td>Hsiao, M.</td>
<td>316</td>
</tr>
<tr>
<td>Hsiao, M.</td>
<td>822</td>
</tr>
<tr>
<td>Hsieh, H.</td>
<td>1174</td>
</tr>
<tr>
<td>Hu, J.</td>
<td>688</td>
</tr>
<tr>
<td>Huang, L.</td>
<td>50</td>
</tr>
<tr>
<td>Huang, R.</td>
<td>892</td>
</tr>
<tr>
<td>Huang, S.</td>
<td>1152</td>
</tr>
<tr>
<td>Hwang, T.</td>
<td>1102</td>
</tr>
<tr>
<td>Hwang, T.</td>
<td>1134</td>
</tr>
<tr>
<td>Irwin, M.</td>
<td>1146</td>
</tr>
<tr>
<td>Irwin, M.</td>
<td>84</td>
</tr>
<tr>
<td>Ivanov, A.</td>
<td>732</td>
</tr>
<tr>
<td>Iyengar, V.</td>
<td>1188</td>
</tr>
<tr>
<td>Jacome, M.</td>
<td>422</td>
</tr>
<tr>
<td>Jantsch, A.</td>
<td>1100</td>
</tr>
<tr>
<td>Jantsch, A.</td>
<td>1126</td>
</tr>
<tr>
<td>Jantsch, A.</td>
<td>364</td>
</tr>
<tr>
<td>Jentschel, H.</td>
<td>478</td>
</tr>
<tr>
<td>Jerraya, A.</td>
<td>336</td>
</tr>
<tr>
<td>Jerraya, A.</td>
<td>550</td>
</tr>
<tr>
<td>Jha, N.</td>
<td>1046</td>
</tr>
<tr>
<td>Jha, N.</td>
<td>1150</td>
</tr>
<tr>
<td>Jiang, J.</td>
<td>682</td>
</tr>
<tr>
<td>Johannes, F.</td>
<td>770</td>
</tr>
<tr>
<td>Jongeneel, D.</td>
<td>436</td>
</tr>
<tr>
<td>Kadayif, I.</td>
<td>796</td>
</tr>
<tr>
<td>Kadayif, I.</td>
<td>906</td>
</tr>
<tr>
<td>Kahng, A.</td>
<td>448</td>
</tr>
<tr>
<td>Name</td>
<td>Page</td>
</tr>
<tr>
<td>------------------</td>
<td>------</td>
</tr>
<tr>
<td>Quevremont, J</td>
<td>340</td>
</tr>
<tr>
<td>Qin, W</td>
<td>556</td>
</tr>
<tr>
<td>Pursche, U</td>
<td>478</td>
</tr>
<tr>
<td>Pradhan, D</td>
<td>224</td>
</tr>
<tr>
<td>Pop, P</td>
<td>184</td>
</tr>
<tr>
<td>Poppe, A</td>
<td>1032</td>
</tr>
<tr>
<td>Pontino, M</td>
<td>18</td>
</tr>
<tr>
<td>Pomeranz, I</td>
<td>1186</td>
</tr>
<tr>
<td>Pomeranz, I</td>
<td>1012</td>
</tr>
<tr>
<td>Pomeranz, I</td>
<td>1000</td>
</tr>
<tr>
<td>Polian, I</td>
<td>1184</td>
</tr>
<tr>
<td>Platzner, M</td>
<td>550</td>
</tr>
<tr>
<td>Pedra, M</td>
<td>1148</td>
</tr>
<tr>
<td>Pedram, M</td>
<td>694</td>
</tr>
<tr>
<td>Peh, L</td>
<td>1150</td>
</tr>
<tr>
<td>Peña, M</td>
<td>1158</td>
</tr>
<tr>
<td>Peng, Z</td>
<td>184</td>
</tr>
<tr>
<td>Petrenko, A</td>
<td>1154</td>
</tr>
<tr>
<td>Petrov, P</td>
<td>30</td>
</tr>
<tr>
<td>Philippe, J</td>
<td>674</td>
</tr>
<tr>
<td>Pileggi, L</td>
<td>1118</td>
</tr>
<tr>
<td>Pileggi, L</td>
<td>150</td>
</tr>
<tr>
<td>Pillai, S</td>
<td>422</td>
</tr>
<tr>
<td>Pino, J</td>
<td>1094</td>
</tr>
<tr>
<td>Pinuel, L</td>
<td>516</td>
</tr>
<tr>
<td>Polian, I</td>
<td>1184</td>
</tr>
<tr>
<td>Pomeranz, I</td>
<td>1000</td>
</tr>
<tr>
<td>Pomeranz, I</td>
<td>1012</td>
</tr>
<tr>
<td>Pomeranz, I</td>
<td>1186</td>
</tr>
<tr>
<td>Poncin, M</td>
<td>18</td>
</tr>
<tr>
<td>Pop, P</td>
<td>184</td>
</tr>
<tr>
<td>Poppe, A</td>
<td>1032</td>
</tr>
<tr>
<td>Posadas, H</td>
<td>142</td>
</tr>
<tr>
<td>Pradhan, D</td>
<td>224</td>
</tr>
<tr>
<td>Pursche, U</td>
<td>478</td>
</tr>
<tr>
<td>Qin, W</td>
<td>556</td>
</tr>
<tr>
<td>Quer, S</td>
<td>898</td>
</tr>
<tr>
<td>Quevremont, J</td>
<td>340</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Name</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Radulescu, A</td>
<td>350</td>
</tr>
<tr>
<td>Raghunathan, A</td>
<td>1046</td>
</tr>
<tr>
<td>Raghunathan, A</td>
<td>682</td>
</tr>
<tr>
<td>Raghunathan, A</td>
<td>706</td>
</tr>
<tr>
<td>Rao, W</td>
<td>104</td>
</tr>
<tr>
<td>Rapaka, V</td>
<td>504</td>
</tr>
<tr>
<td>Ravi, S</td>
<td>682</td>
</tr>
<tr>
<td>Ravi, S</td>
<td>706</td>
</tr>
<tr>
<td>Rebaudengo, M</td>
<td>602</td>
</tr>
<tr>
<td>Rebaudengo, M</td>
<td>720</td>
</tr>
<tr>
<td>Reddy, S</td>
<td>1000</td>
</tr>
<tr>
<td>Reddy, S</td>
<td>1012</td>
</tr>
<tr>
<td>Reddy, S</td>
<td>1184</td>
</tr>
<tr>
<td>Reddy, S</td>
<td>1186</td>
</tr>
<tr>
<td>Reese, R</td>
<td>1096</td>
</tr>
<tr>
<td>Reeves, N</td>
<td>1052</td>
</tr>
<tr>
<td>Reis, R</td>
<td>940</td>
</tr>
<tr>
<td>Renz, M</td>
<td>1032</td>
</tr>
<tr>
<td>Rettberg, A</td>
<td>1130</td>
</tr>
<tr>
<td>Richardson, A</td>
<td>496</td>
</tr>
<tr>
<td>Richter, D</td>
<td>484</td>
</tr>
<tr>
<td>Rijkema, E</td>
<td>350</td>
</tr>
<tr>
<td>Rinner, B</td>
<td>204</td>
</tr>
<tr>
<td>Robins, G</td>
<td>868</td>
</tr>
<tr>
<td>Rodríguez-Vázquez, A</td>
<td>168</td>
</tr>
<tr>
<td>Romano, L</td>
<td>582</td>
</tr>
<tr>
<td>Rong, P</td>
<td>1148</td>
</tr>
<tr>
<td>Roovers, R</td>
<td>2</td>
</tr>
<tr>
<td>Rosenstiel, W</td>
<td>562</td>
</tr>
<tr>
<td>Rosien, M</td>
<td>1124</td>
</tr>
<tr>
<td>Rossi, D</td>
<td>608</td>
</tr>
<tr>
<td>Roy, K</td>
<td>1112</td>
</tr>
<tr>
<td>Roy, K</td>
<td>1160</td>
</tr>
<tr>
<td>Roy, K</td>
<td>700</td>
</tr>
<tr>
<td>Roy, K</td>
<td>778</td>
</tr>
<tr>
<td>Roy, K</td>
<td>96</td>
</tr>
<tr>
<td>Roychoudhury, A</td>
<td>828</td>
</tr>
<tr>
<td>Rusakov, S</td>
<td>156</td>
</tr>
<tr>
<td>Rusakov, S</td>
<td>244</td>
</tr>
<tr>
<td>Ryu, K</td>
<td>282</td>
</tr>
<tr>
<td>Sachdev, M</td>
<td>212</td>
</tr>
<tr>
<td>Saggese, G</td>
<td>582</td>
</tr>
<tr>
<td>Name</td>
<td>Page</td>
</tr>
<tr>
<td>-------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Vijaykumar, T</td>
<td>778</td>
</tr>
<tr>
<td>Villa, T</td>
<td>1154</td>
</tr>
<tr>
<td>Villar, E</td>
<td>142</td>
</tr>
<tr>
<td>Violante, M</td>
<td>602</td>
</tr>
<tr>
<td>Violante, M</td>
<td>720</td>
</tr>
<tr>
<td>Vissers, K</td>
<td>396</td>
</tr>
<tr>
<td>Visweswariah, C</td>
<td>436</td>
</tr>
<tr>
<td>Vogels, M</td>
<td>1090</td>
</tr>
<tr>
<td>Vorbach, M</td>
<td>1120</td>
</tr>
<tr>
<td>Vrudhula, S</td>
<td>62</td>
</tr>
<tr>
<td>Wai, S</td>
<td>856</td>
</tr>
<tr>
<td>Walder, H</td>
<td>290</td>
</tr>
<tr>
<td>Waldschmidt, K</td>
<td>1170</td>
</tr>
<tr>
<td>Wambacq, P</td>
<td>642</td>
</tr>
<tr>
<td>Wambacq, P</td>
<td>624</td>
</tr>
<tr>
<td>Wang, K</td>
<td>850</td>
</tr>
<tr>
<td>Wang, L</td>
<td>328</td>
</tr>
<tr>
<td>Wang, L</td>
<td>892</td>
</tr>
<tr>
<td>Wang, S</td>
<td>136</td>
</tr>
<tr>
<td>Wang, Z</td>
<td>1026</td>
</tr>
<tr>
<td>Watanabe, Y</td>
<td>1174</td>
</tr>
<tr>
<td>Watanabe, Y</td>
<td>428</td>
</tr>
<tr>
<td>Waterlander, E</td>
<td>350</td>
</tr>
<tr>
<td>Wedler, M</td>
<td>1156</td>
</tr>
<tr>
<td>Wegener, C</td>
<td>630</td>
</tr>
<tr>
<td>Wegner, J</td>
<td>946</td>
</tr>
<tr>
<td>Wehn, N</td>
<td>356</td>
</tr>
<tr>
<td>Weinhardt, M</td>
<td>576</td>
</tr>
<tr>
<td>Weiss, R</td>
<td>204</td>
</tr>
<tr>
<td>Westra, J</td>
<td>436</td>
</tr>
<tr>
<td>Weyer, D</td>
<td>116</td>
</tr>
<tr>
<td>Wieferink, A</td>
<td>966</td>
</tr>
<tr>
<td>Wielage, P</td>
<td>350</td>
</tr>
<tr>
<td>Williams, T</td>
<td>110</td>
</tr>
<tr>
<td>Wolf, F</td>
<td>616</td>
</tr>
<tr>
<td>Wolf, W</td>
<td>462</td>
</tr>
<tr>
<td>Wolf, W</td>
<td>542</td>
</tr>
<tr>
<td>Wofff, F</td>
<td>116</td>
</tr>
<tr>
<td>Wong, D</td>
<td>50</td>
</tr>
<tr>
<td>Wu, A</td>
<td>1102</td>
</tr>
<tr>
<td>Wu, A</td>
<td>1134</td>
</tr>
<tr>
<td>Wu, D</td>
<td>90</td>
</tr>
<tr>
<td>Xenoulis, G</td>
<td>714</td>
</tr>
<tr>
<td>Xie, Y</td>
<td>462</td>
</tr>
<tr>
<td>Xu, Q</td>
<td>744</td>
</tr>
<tr>
<td>Xu, Y</td>
<td>150</td>
</tr>
<tr>
<td>Yakovlev, A</td>
<td>926</td>
</tr>
<tr>
<td>Yakovlev, A</td>
<td>932</td>
</tr>
<tr>
<td>Yang, X</td>
<td>1140</td>
</tr>
<tr>
<td>Ye, T</td>
<td>344</td>
</tr>
<tr>
<td>Yevtushenko, N</td>
<td>1154</td>
</tr>
<tr>
<td>Yoo, S</td>
<td>336</td>
</tr>
<tr>
<td>Yoo, S</td>
<td>550</td>
</tr>
<tr>
<td>Young, E</td>
<td>856</td>
</tr>
<tr>
<td>Yu, H</td>
<td>130</td>
</tr>
<tr>
<td>Zachariah, S</td>
<td>490</td>
</tr>
<tr>
<td>Zafalon, R</td>
<td>24</td>
</tr>
<tr>
<td>Zambaldi, M</td>
<td>1038</td>
</tr>
<tr>
<td>Zampella, L</td>
<td>668</td>
</tr>
<tr>
<td>Zanella, M</td>
<td>1130</td>
</tr>
<tr>
<td>Zelikovsky, A</td>
<td>868</td>
</tr>
<tr>
<td>Zeng, Z</td>
<td>122</td>
</tr>
<tr>
<td>Zhang, L</td>
<td>880</td>
</tr>
<tr>
<td>Zhang, Q</td>
<td>122</td>
</tr>
<tr>
<td>Zhang, W</td>
<td>1058</td>
</tr>
<tr>
<td>Zhang, W</td>
<td>1146</td>
</tr>
<tr>
<td>Zhang, W</td>
<td>416</td>
</tr>
<tr>
<td>Zhang, W</td>
<td>510</td>
</tr>
<tr>
<td>Zhang, W</td>
<td>84</td>
</tr>
<tr>
<td>Zhang, Y</td>
<td>918</td>
</tr>
<tr>
<td>Zharov, M</td>
<td>156</td>
</tr>
<tr>
<td>Zharov, M</td>
<td>244</td>
</tr>
<tr>
<td>Zheng, Y</td>
<td>868</td>
</tr>
<tr>
<td>Zhou, H</td>
<td>56</td>
</tr>
<tr>
<td>Zhu, J</td>
<td>1026</td>
</tr>
<tr>
<td>Zhu, J</td>
<td>456</td>
</tr>
<tr>
<td>Zinn, A</td>
<td>1038</td>
</tr>
<tr>
<td>Ziv, A</td>
<td>834</td>
</tr>
<tr>
<td>Živkovic, V</td>
<td>656</td>
</tr>
<tr>
<td>Zolotov, V</td>
<td>62</td>
</tr>
<tr>
<td>Zorian, Y</td>
<td>714</td>
</tr>
<tr>
<td>Zwolinski, M</td>
<td>596</td>
</tr>
</tbody>
</table>
Conference and Exhibition: March 29-April 2, 2004
CNIT, Paris, France
Call for Participation

Scope of the Event
The seventh DATE conference and exhibition is the main European event bringing together design automation researchers, users and vendors, as well as specialists in the design, test and manufacturing of electronic systems and circuits.

Structure of the Event
The five-day event consists of a conference with plenary invited papers, regular papers (oral and interactive presentations), panels, hot-topic sessions, tutorials, and master courses as well as a commercial exhibition showing the state-of-the-art in design and test tools, methodologies, IP and design services. The organisation of a designer forum, user group meetings, fringe meetings, a university booth, hands-on tutorials, vendor presentations and social events offer a wide variety of extra opportunities to meet and exchange information on relevant issues for the design and test community.

Areas of Interest
Within the scope of the conference, the main areas of interest are: Design methodologies, CAD languages, algorithms and tools, Testing of electronic circuits and systems, and Designer experiences. Topics of interest include, but are not restricted to:

- System and SoC Design Methods
- Modelling and Design Languages
- Formal Verification
- Platform-Based Design, IP Reuse
- HW/SW Co-Design
- Embedded System Design
- Embedded Software Techniques
- Reconfigurable Computing
- Design of Low-Power Systems
- Analog, RF and Mixed-Signal Design
- Simulation and Emulation
- Architectural and Logic Synthesis
- Physical Design and Verification
- Interconnect Modelling, EMC
- Test and Design for Testability
- Testing Cores and Systems
- Design Techniques for Emerging Technologies

Designers’ Forum
As in previous years, a special track for papers presenting design experiences will be organised. Please watch the conference web site at http://www.date-conference.com/ for special instructions.

Submission of Papers
Papers have to be submitted electronically before September 14th, 2003, via the conference web page:
http://www.date-conference.com/

Conference Secretariat
European Conferences
3 Coates Place, Edinburgh, EH3 7AA, UK
Tel: +44-131-225-2892 Fax: +44-131-225-2925
Email: sue.menzies@ec.u-net.com

Exhibition Secretariat
EDA Exhibitions Ltd.
63/66 Hatton Garden, London, EC1N 8SR, UK
Tel: +44-20-7681-1000 Fax: +44-20-7242-5124
Email: exhibitions@edaltd.co.uk

Chairs
General Chair: Joan Figueras, Universitat Politècnica de Catalunya, Spain <figueras@eel.upc.es>
Program Chair: Georges Gielen, Katholieke Universiteit Leuven, Belgium <gielen@esat.kuleuven.ac.be>