On behalf of the ISSS 2002 Steering and Technical Program committees, I would like to welcome you to Kyoto and to the International Symposium on System Synthesis (ISSS). ISSS is a major international forum presenting emerging techniques for the system-level design and synthesis of computing systems. Having begun as the International Workshop on High-Level Synthesis in the mid-80's, it attracts leading design automation professionals from around the world.

ISSS 2002 is the 15th in this very successful series of symposia. This year technical sessions cover the following topics:

1. High Level and Architectural Synthesis
2. Simulation and Verification
3. Processor-Based System
4. Design Methodologies Based on Instruction Code
5. Low Power Memory System
6. Reconfigurable System
7. Practical Experiences

The technical program for ISSS 2002 has been selected by a program committee, which includes experts from industry and academia form 14 different countries. 71 submitted papers, originating from 18 different countries underwent a very strict reviewing process. Each paper has been assigned to 5 reviewers and the response from the reviewers was very high, on the average each paper received 4.37 reviews. I would like to thank all the members of the program committee and the other reviewers for their excellent work. After multiple rounds of e-mail discussion, 24 submitted papers have been selected for regular presentations. Due to the very high quality of the submitted papers and the pertinence of the problems addressed, 14 additional papers have been accepted for short presentations.

This year, we have also made efforts to invite two distinguished speakers. As the keynote speech, Mr. Kouji Ohboshi (Corporate Advisor, the ex-Chairman of NTT DoCoMo, Inc.) expresses suggestive views on driving force behind the future system design. His title is “Mobile, Broadband, Ubiquitous, and the Information Renaissance.” Dr. Francky Cappo (IMEC) gives us an invited talk on “the Software Washing Machine,” which means a novel system design paradigm to deal with dynamic issues like multi-media and networking applications where tasks and complex data types are created and deleted at run-time based on non-deterministic events. His title is “Managing dynamic concurrent tasks in embedded real-time multimedia systems.”

You will also not want to miss two panel sessions on SoC. One is titled “Multiprocessor SoC” which is organized by Dr. Ahmed Jerraya (TIMA) and Prof. Wayne Wolf (Princeton University) and the other is titled “Security on SoC” which is organized by Prof. Hiroto Yasuura (Kyushu University) and Prof. Cathy Gebotys (University of Waterloo).

This year the Proceedings of the Symposium have been published by ACM. For 2002, the proceedings from ISSS 2002 will be included on the SIGDA Compendium CD-ROM. ACM-SIGDA made the CD-ROMs containing the proceedings of ISSS 2002 available at the symposium. They subsidized the cost of productions of the CD-ROMs as a benefit to the professional community. They will also post the proceedings on their website along with other notorious conferences. I would like to thank them for the visibility they provide to ISSS. ISSS 2002 is cosponsored by ACM-SIGDA and IEEE Computer Society, supported by many Japanese foundations and companies, and in cooperation with EICE, IPSJ and IEEE Kansai Section in Japan. I would like to thank all of them for their strong support, and would like to record their names in the proceedings.

In conclusion, I would like to express my sincere appreciation to the steering and technical program committees for their dedication and excellent contribution. I would like to thank the Session Chairs, the Invited Speakers and the Panelists for helping to make this Symposium a success. I would also like to thank all the authors for submitting valuable works to ISSS 2002. I would like to express a special thanks to Prof. El Mostapha Aboulhamid, the General Chair and Prof. Roman Hermida, Past Chair for their continuous support and encouragement.

Yukihiro Nakamura
Program Chair — ISSS 2002
Table of Contents

ISSS’02 Conference Organization............................................................................................................... viii

Reviewers................................................................................................................................................... ix

ISSS’02 Sponsors & Supporters...................................................................................................................x

9:00–10:00 • Session 1: Keynote

• Mobile, Broadband, Ubiquitous, and the Information Renaissance ......................................................... 1
  K. Ohboshi (NTT DoCoMo, Inc.)

10:20–12:00 • Session 2: Processor-Based System

• A Trimaran Based Framework for Exploring the Design Space of VLIW ASIPs with Coarse Grain Functional Units .................................................................................................................... 2
  B. Middha, V. Raj, A. Gangwar, A. Kumar, M. Balakrishnan (Indian Institute of Technology),
  P. Ienne (Swiss Federal Institute of Technology Lausanne (EPFL))

• Tuning of Loop Cache Architectures to Programs in Embedded System Design ........................................ 8
  S. Cotterell (University of California), F. Vahid (University of California and Center for Embedded Computer Systems)

• Combined Functional Partitioning and Communication Speed Selection for Networked Voltage-Scalable Processors ........................................................................................................................................ 14
  J. Liu, P. H. Chou, N. Bagherzadeh (University of California, Irvine)

• Optimal Message-Passing for Data Coherency in Distributed Architecture .................................................. 20
  J. Peng, D. Gajski (University of California, Irvine)

• Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design ............................ 26
  F. Gharsalli, D. Lyonnard, S. Meftali, F. Rousseau, A. A. Jerraya (Laboratoire TIMA)

• An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems ............ 32
  M. M. Uddin, Y. Cao, H. Yasuura (Kyushu University)

13:40–14:40 • Session 3: Reconfigurable System

• Datapath Merging and Interconnection Sharing for Reconfigurable Architectures .................................... 38
  N. Moreano (DCT-UFMS and IC-UNICAMP), G. Araujo (IC-UNICAMP), Z. Huang, S. Malik (Princeton University)

• A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor ................. 44
  N. G. Basá (Philips Research Laboratories), C. R. Sala (Sony España S.A. Design Division)

• Energy/Power Estimation of Regular Processor Arrays ............................................................................. 50
  S. Derrien (IRISA), S. Rajopadhye (Colorado State University)

• Controller Estimation for FPGA Target Architectures During High-Level Synthesis ............................ 56
  C. Menn, O. Bringmann (FZI Forschungszentrum Informatik), W. Rosenstiel (Universität Tübingen)

14:40–15:50 • Session 4: Practical Experiences

• System-Level Modeling of a Network Switch SoC ....................................................................................... 62
- **Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study**
  E. A. de Kock *(Philips Research)*

  - **System-Level Design of IEEE1394 Bus Segment Bridge**
    H. Yamamoto, K. Chikamura, A. Shigiyama, K. Tsujino, T. Iizumi, T. Onoye, Y. Nakamura *(Kyoto University)*

  - **Security-Driven Exploration of Cryptography in DSP Cores**
    C. H. Gebotys *(University of Waterloo)*

  - **A Case Study of Hardware and Software Synthesis in ForSyDe**
    Z. Lu, I. Sander, A. Jantsch *(Royal Institute of Technology)*

16:30–17:50 • Session 5: Special Session on On-Chip Multi-Processing

- **An Adaptive Low-power Transmission Scheme for On-chip Networks**
  F. Worm, P. Ienne, P. Thiran *(Swiss Federal Institute of Technology Lausanne (EPFL),
  G. De Micheli *(Stanford University)*

- **CMP on SoC: Architect’s View**
  S. Sakai *(The University of Tokyo)*

- **Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification**
  S. Matsushita *(NEC Corporation)*

- **OpenMP: Parallel Programming API for Shared Memory Multiprocessors and On-Chip Multiprocessors**
  M. Sato *(University of Tsukuba)*

8:50–10:05 • Session 6: Invited Talk

- **Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems**

10:20–12:00 • Session 7: Design Methodologies Based on Instruction Code

- **A Design Space Exploration Framework for Reduced Bit-width Instruction Set Architecture (rISA) Design**
  A. Halambi, A. Shrivastava, P. Biswas, N. Dutt, A. Nicolau *(University of California at Irvine)*

- **Timing Analysis of Embedded Software for Speculative Processors**
  T. Mitra, A. Roychoudhury, X. Li *(National University of Singapore)*

- **Modeling Assembly Instruction Timing in Superscalar Architectures**
  G. Beltrame *(CEFRIEL Research Centre), C. Brandolese, W. Fornaciari, F. Salice, D. Sciuto, V. Trianni *(Politecnico di Milano)*

- **Code Compression for VLIW Processors Using Variable-to-fixed Coding**
  Y. Xie, W. Wolf *(Princeton University), H. Lekatsas (NEC USA)*

- **Optimal Code Size Reduction for Software-Pipelined and Unfolded Loops**
  Q. Zhuge, B. Xiao, Z. Shao, E. H.-M. Sha *(University of Texas at Dallas),
  C. Chantrapornchai *(Silpakorn University)*

13:40–15:40 • Session 8: Simulation and Verification

- **The Formal Execution Semantics of SpecC**
  W. Mueller *(Paderborn University), R. Dömer, A. Gerstlauer *(University of California at Irvine)*
• Formal Verification in a Component-based Reuse Methodology .......................................................... 156
  D. Karlsson, P. Eles, Z. Peng (Linköpings Universitet)

• Validation in a Component-Based Design Flow for Multicore SoCs .................................................... 162
  G. Nicolescu, S. Yoo, A. Bouchhima, A. A. Jerraya (TIMA Laboratory)

• Efficient Simulation of Synthesis-Oriented System Level Designs ...................................................... 168
  N. Savoiu, S. K. Shukla, R. K. Gupta (University of California, Irvine)

• Virtual Synchronization for Fast Distributed Cosimulation of Dataflow Task Graphs .................... 174
  D. Kim, C.-E. Rhee, Y. Yi, S. Kim, H. Jung, S. Ha (Seoul National University)

• A New Performance Evaluation Approach for System Level Design Space Exploration .......... 180
  C. P. Joshi, A. Kumar, M. Balakrishnan (Indian Institute of Technology)

• A Visual Approach to Validating System Level Designs .......................................................................... 186
  J. Klose (University of Oldenburg), T. Kropf, J. Ruf (University of Tübingen)

16:20–17:40 • Session 9: Special Session on Security on SoC

• Special Session: Security on SoC ................................................................................................................... 192
  C. Gebotys (University of Waterloo), H. Yasuura (Kyushu University),
  M. Torla (Motorola), S. Ravi (NEC), N. Takagi (Nagoya University)

• Securing Wireless Data: System Architecture Challenges ................................................................. 195
  S. Ravi, A. Raghunathan, N. Potlapally (NEC USA)

9:00–10:20 • Session 10: Low Power Memory System

• Data Memory Design Considering Effective Bitwidth for Low-Energy Embedded Systems ........ 201
  Y. Cao (Kyushu University), H. Tomiyama (Institute of Systems & Information Technologies/KYUSHU),
  T. Okuma, H. Yasuura (Kyushu University)

• Efficient Power Reduction Techniques for Time Multiplexed Address Buses ........................................ 207
  M. Mamidipaka, N. Dutt, D. Hirschberg (University of California, Irvine)

• Reducing Energy Consumption by Dynamic Copying of Instructions onto Onchip Memory .......... 213
  S. Steinke, N. Grunwald, L. Wehmeyer (University of Dortmund),
  R. Banakar, M. Balakrishnan (Indian Institute of Technology), P. Marwedel (University of Dortmund)

• Low-power Data Memory Communication for Application-Specific Embedded Processors ........ 219
  P. Petrov, A. Oraiolugu (University of California, San Diego)

• System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage
  and Frequency Scaling of Off-Chip Buses and Memory .......................................................................... 225
  K. Puttaswamy, K.-W. Choi, J. C. Park, V. J. Mooney III, A. Chatterjee (Georgia Institute of Technology),
  P. Ellerbee (Tallinn Technical University)

10:50–12:20 • Session 11: High Level and Architectural Synthesis

• System-Level Abstraction Semantics ........................................................................................................... 231
  A. Gerstlauer, D. D. Gajski (University of California at Irvine)

• A Symbolic Approach for the Combined Solution of Scheduling and Allocation .................................. 237
  G. Cabodi (Politecnico di Torino), M. Lazarescu (Cadence Design Systems, Inc.),
  L. Lavagno, S. Nocco, C. Passerone, S. Quer (Politecnico di Torino)

• Round-robin Arbiter Design and Generation .......................................................................................... 243
  E. S. Shin, V. J. Mooney III, G. F. Riley (Georgia Institute of Technology)
• An Object-Oriented Design Process for System-on-Chip using UML.................................................. 249
  Q. Zhu, A. Matsuda, S. Kuwamura, T. Nakata (Fujitsu Laboratories Limited), M. Shoji (Fujitsu Limited)

• Improving Embedded System Design by Means of HW-SW Compilation on Reconfigurable Coprocessors.................................................................................................................... 255
  J. M. Moya (Technical University of Madrid), F. Rincón, F. Moya, J. C. López (University of Castilla-La Mancha)

• Dynamic Common Sub-Expression Elimination during Scheduling in High-Level Synthesis .......................................................................................................................... 261
  S. Gupta, M. Reshadi, N. Savoiu, N. Dutt, R. Gupta, A. Nicolau (University of California at Irvine)

Author Index ............................................................................................................................................................. 267
**ISSS 2002 Conference Organization**

**Steering Committee**

- **General Chair:** El Mostapha Aboulhamid (*University of Montreal, Canada*)
- **Program Chair:** Yukihiro Nakamura (*Kyoto University, Japan*)
- **Past Chair:** Roman Hermida (*Complutense University of Madrid, Spain*)
- **Publication Chair:** Kiyoharu Hamaguchi (*Osaka University, Japan*)
- **Local Arrangement Chair:** Ken’ichiro Ishii (*NTT, Japan*)
- **Finance Co-Chairs:** Toshiro Akino (*Kinki University, Japan*)
  Hidetoshi Onodera (*Kyoto University, Japan*)
- **Special Session Co-Chairs:** Masahiro Fujita (*The University of Tokyo, Japan*)
  Makoto Ikeda (*The University of Tokyo, Japan*)
- **Publicity Co-Chairs:** Soonhoi Ha (*Seoul National University, Korea*)
  Takao Onoye (*Osaka University, Japan*)
- **Registration Chair:** Shinji Kimura (*Waseda University, Japan*)
- **Secretary:** Hiroshi Sawada (*NTT, Japan*)
  Tomonori Izumi (*Kyoto University, Japan*)

**Program Committee**

- Reinaldo A. Bergamaschi (*IBM, USA*)
- Raul Camposano (*Synopsys, USA*)
- Nikil Dutt (*University of California, Irvine, USA*)
- Petru Eles (*Linkoping University, Sweden*)
- Rolf Ernst (*Tech. University of Braunschweig, Germany*)
- Milagros Fernandez (*Universidad Complutense de Madrid, Spain*)
- Daniel D. Gajski (*University of California, Irvine, USA*)
- Catherine H. Gebotys (*University of Waterloo, Canada*)
- Alan J. Hu (*University of British Columbia, Canada*)
- Margarida F. Jacome (*The University of Texas at Austin, USA*)
- Ahmed A. Jerraya (*TIMA Laboratory, France*)
- Juan C. Lopez (*University of Castilla-La Mancha, Spain*)
- Jan Madsen (*Technival University of Denmark, Denmark*)
- Lev Markov (*Sun Microsystems, USA*)
- Peter Marwedel (*University of Dortmund, Germany*)
- Anne Mignotte (*INSA Lyon, France*)
- Miguel A. Miranda (*IMEC, Belgium*)
- Walid A. Najjar (*University of California Riverside, USA*)
- Sanjiv Narayan (*Cadence, India*)
- Alex Orailoglu (*University of California, San Diego, USA*)
- Preeti R. Panda (*Indian Institute of Technology, Delhi, India*)
- Wolfgang Rosenstiel (*University of Tubingen/FZI, Germany*)
- Donatella Sciuto (*Politecnico di Milano, Italy*)
- Edwin H.-M. Sha (*University of Texas at Dallas, USA*)
- Albert van der Werf (*Philips Research, Netherlands*)
- Kazutoshi Wakabayashi (*NEC, Japan*)
- Robert A. Walker (*Kent State University, USA*)
- Wayne Wolf (*Princeton University, USA*)
- Allen C.-H. Wu (*Tsing Hua University, Taiwan*)
- Hiroto Yasuura (*Kyushu University, Japan*)
List of Reviewers

The Program Committee gratefully acknowledges the assistance of the following persons in the paper review process.

Ghiath Alkadi
Jean-Philippe Babau
Partha Biswas
Jan Brands
Axel Braun
Oliver Bringmann
Erik Brockmeyer
Chantana Chantrapornchai
Johan Cockx
Jose Manuel Mendias Cuadros
Ali Dasdan
Emil Dumitrescu
Heiko Falk
Antoine Fraboulet
Cedric Ghez
Sumit Gupta
Gerald Heim
Leszek Holenderski
Hans Holten-Lund
Harry Hsieh
Akihiko Hyodo
Ilya Issenin
Rocco Jonack
Bernardo Kastrup
Hyun-Suk Kim
Erwin de Kock
Fadi Kurdahi
Greg Lie
Markus Lorenz
Mahesh Maminipaka
Manuel Prieto Matias
Yusuke Matsunaga
Tycho van Meeuwen
Carsten Menn
Uddin Mohammad Mesbah
Prabhat Mishra

Atsushi Monzen
Francisco Moya
Jose Manuel Moya
Masanori Muroyama
Sune F. Nielsen
Koichi Nishida
Shinichi Noda
Kasia Nowak-Leijten
Tobias Oppold
Roberto Osorio
Martin Palkovic
Steen Pedersen
Peter Petrov
Mehrdad Reshadi
Fernando Rincon
Frederic Rousseau
Juergen Schnerr
Luc Semeria
Avina Shrivastava
Gajinder Singh
Jens Sparso
Stefan Steinke
Wataru Takahashi
Takahji Takenaka
Kosuke Tanumi
Minoru Tomobe
Frank Vahid
Frederik Vermeulen
Lars Wehmeyer
Markus Winterholler
Pieter van der Wolf
Tsukasa Yamauchi
Sungjoo Yoo
Cao Yun
Qingfeng Zhuge
### Author Index

<table>
<thead>
<tr>
<th>Author</th>
<th>Page Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Andrews, C. P.</td>
<td>62</td>
</tr>
<tr>
<td>Araujo, G.</td>
<td>38</td>
</tr>
<tr>
<td>Bagherzadeh, N.</td>
<td>14</td>
</tr>
<tr>
<td>Balakrishnan, M.</td>
<td>2, 180, 213</td>
</tr>
<tr>
<td>Banakar, R.</td>
<td>213</td>
</tr>
<tr>
<td>Beltrame, G.</td>
<td>132</td>
</tr>
<tr>
<td>Biswas, P.</td>
<td>120</td>
</tr>
<tr>
<td>Bouchhima, A.</td>
<td>162</td>
</tr>
<tr>
<td>Brandoese, C.</td>
<td>132</td>
</tr>
<tr>
<td>Bringmann, O.</td>
<td>56</td>
</tr>
<tr>
<td>Busá, N. G.</td>
<td>44</td>
</tr>
<tr>
<td>Cabodi, G.</td>
<td>237</td>
</tr>
<tr>
<td>Cao, Y.</td>
<td>32, 201</td>
</tr>
<tr>
<td>Cassidy, A. S.</td>
<td>62</td>
</tr>
<tr>
<td>Cathoor, F.</td>
<td>112</td>
</tr>
<tr>
<td>Chantrapornchai, C.</td>
<td>144</td>
</tr>
<tr>
<td>Chatterjee, A.</td>
<td>225</td>
</tr>
<tr>
<td>Chikamura, K.</td>
<td>74</td>
</tr>
<tr>
<td>Choi, K.-W.</td>
<td>225</td>
</tr>
<tr>
<td>Chou, P. H.</td>
<td>14</td>
</tr>
<tr>
<td>Cotterell, S.</td>
<td>8</td>
</tr>
<tr>
<td>David, P.</td>
<td>112</td>
</tr>
<tr>
<td>de Kock, E. A.</td>
<td>68</td>
</tr>
<tr>
<td>De Micheli, G.</td>
<td>92</td>
</tr>
<tr>
<td>Derrien, S.</td>
<td>50</td>
</tr>
<tr>
<td>Dömer, R.</td>
<td>150</td>
</tr>
<tr>
<td>Dutt, N.</td>
<td>120, 207, 261</td>
</tr>
<tr>
<td>Ellevie, P.</td>
<td>225</td>
</tr>
<tr>
<td>Fornaciari, W.</td>
<td>132</td>
</tr>
<tr>
<td>Gajski, D.</td>
<td>20, 231</td>
</tr>
<tr>
<td>Gangwar, A.</td>
<td>2</td>
</tr>
<tr>
<td>Gebotys, C.</td>
<td>80, 192</td>
</tr>
<tr>
<td>Gerstlauer, A.</td>
<td>150, 231</td>
</tr>
<tr>
<td>Gharsalli, F.</td>
<td>26</td>
</tr>
<tr>
<td>Grunwald, N.</td>
<td>213</td>
</tr>
<tr>
<td>Gupta, R.</td>
<td>168, 261</td>
</tr>
<tr>
<td>Gupta, S.</td>
<td>261</td>
</tr>
<tr>
<td>Ha, S.</td>
<td>174</td>
</tr>
<tr>
<td>Halambi, A.</td>
<td>120</td>
</tr>
<tr>
<td>Himpe, S.</td>
<td>112</td>
</tr>
<tr>
<td>Hirschberg, D.</td>
<td>207</td>
</tr>
<tr>
<td>Huang, Z.</td>
<td>38</td>
</tr>
<tr>
<td>Ienne, P.</td>
<td>2, 92</td>
</tr>
<tr>
<td>Izumi, T.</td>
<td>74</td>
</tr>
<tr>
<td>Jantsch, A.</td>
<td>86</td>
</tr>
<tr>
<td>Jerraya, A. A.</td>
<td>26, 162</td>
</tr>
<tr>
<td>Joshi, C. P.</td>
<td>180</td>
</tr>
<tr>
<td>Jung, H.</td>
<td>174</td>
</tr>
<tr>
<td>Karlsson, D.</td>
<td>156</td>
</tr>
<tr>
<td>Kim, D.</td>
<td>174</td>
</tr>
<tr>
<td>Kim, S.</td>
<td>174</td>
</tr>
<tr>
<td>Klose, J.</td>
<td>186</td>
</tr>
<tr>
<td>Kropf, T.</td>
<td>186</td>
</tr>
<tr>
<td>Kumar, A.</td>
<td>2, 180</td>
</tr>
<tr>
<td>Kuwamura, S.</td>
<td>249</td>
</tr>
<tr>
<td>Lauwereins, R</td>
<td>112</td>
</tr>
<tr>
<td>Lavagno, L.</td>
<td>237</td>
</tr>
<tr>
<td>Lazarescu, M.</td>
<td>237</td>
</tr>
<tr>
<td>Lekatsas, H.</td>
<td>138</td>
</tr>
<tr>
<td>Li, X.</td>
<td>126</td>
</tr>
<tr>
<td>Liu, J.</td>
<td>14</td>
</tr>
<tr>
<td>López, J. C.</td>
<td>255</td>
</tr>
<tr>
<td>Lu, Z.</td>
<td>86</td>
</tr>
<tr>
<td>Lyonnard, D.</td>
<td>26</td>
</tr>
<tr>
<td>Malik, S.</td>
<td>38</td>
</tr>
<tr>
<td>Mamidipaka, M.</td>
<td>207</td>
</tr>
<tr>
<td>Marchal, P.</td>
<td>112</td>
</tr>
<tr>
<td>Marwedel, P.</td>
<td>213</td>
</tr>
<tr>
<td>Matsuda, A.</td>
<td>249</td>
</tr>
<tr>
<td>Matsushita, S.</td>
<td>103</td>
</tr>
<tr>
<td>Meftali, S.</td>
<td>26</td>
</tr>
<tr>
<td>Menn, C.</td>
<td>56</td>
</tr>
<tr>
<td>Middha, B.</td>
<td>2</td>
</tr>
<tr>
<td>Mitra, T.</td>
<td>126</td>
</tr>
<tr>
<td>Mooney III, V. J.</td>
<td>225, 243</td>
</tr>
<tr>
<td>Moreano, N.</td>
<td>38</td>
</tr>
<tr>
<td>Moya, F.</td>
<td>255</td>
</tr>
<tr>
<td>Moya, J. M.</td>
<td>255</td>
</tr>
<tr>
<td>Mueller, W.</td>
<td>150</td>
</tr>
<tr>
<td>Nakamura, Y.</td>
<td>74</td>
</tr>
<tr>
<td>Nakata, T.</td>
<td>249</td>
</tr>
<tr>
<td>Nicolau, A.</td>
<td>120, 261</td>
</tr>
<tr>
<td>Nicolescu, G.</td>
<td>162</td>
</tr>
<tr>
<td>Nocco, S.</td>
<td>237</td>
</tr>
<tr>
<td>Ohboshi, K.</td>
<td>1</td>
</tr>
</tbody>
</table>
15th INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS

KYOTO, JAPAN  ■  OCTOBER 2-4, 2002

Co-Sponsored by
ACM SIGDA and IEEE Computer Society