About the cover

A landmark of Bangalore, Vidhana Soudha, is an imposing building which houses the Secretariat, the State Legislature, and several other government offices of the State of Karnataka in India. Built in a Neo-Dravidian style of architecture, it is one of India's most magnificent post-independence buildings. The massive four-story structure, with towering columns, ornamental frescoes and carvings, has a total plinth area of over 500,000 square-feet. The Cabinet Room has a spectacular carved door made of pure sandalwood.

The papers in this Proceedings reflect the authors' opinions and are published as presented and without change. Their inclusion in this book does not necessarily constitute endorsement by the ASPDAC/VLSI Design Conference Committee.
Proceedings

7th Asia and South Pacific Design Automation Conference
15th International Conference on VLSI Design

7-11 January 2002
Bangalore, India

Sponsored by
VLSI Society of India (VSI)
Ministry of Information Technology, Government of India

In cooperation with
IEEE Circuits and Systems Society
ACM SIGDA
# Table of Contents

Message from the General Chair ................................................................. xv
Message from the Program Chairs ............................................................. xvii
VLSI Design and ASPDAC Conference Committee ........................................ xix
VLSI Design and ASPDAC Technical Program Committee ................................ xxi
VLSI Design Steering Committee .............................................................. xxiii
ASPDAC Steering Committee ................................................................... xxiv
VLSI Design 2001 Conference Awards ....................................................... xxvi
Reviewers ..................................................................................................... xxvii
Conference History ................................................................................... xxx

## Keynote Talks

- Consumer Digitization: Accelerating DSP Applications, Growing VLSI Design Challenges ................. 3  
  Biswadip Mitra
- LSI Design in the 21st Century: Key Changes in Sub-1V Giga-Integration Era ........................................ 5  
  Kazuo Yano
- Electronic Industry on Fire: How to Survive and Thrive ................................................................. 6  
  Aart J. de Geus
- Digital Watermarking ............................................................................. 7  
  Martin F.H. Schuurmans

## Tutorials

Chair: R. A. Parekhji

- T1: Functional Verification of System on Chips—Practices, Issues and Challenges ........................................ 11  
- T2: System-Level Design of Embedded Media Systems ........................................................................... 14  
  P. van der Wolf, W. Kruytzer, and J. van Eijndhoven
- T3: Trends and Challenges in VLSI Technology Scaling towards 100nm .............................................. 16  
  S. Rusu, M. Sachdev, C. Svensson, and B. Nauta
- T4: Mathematical Methods in VLSI ................................................................. 18  
  M. V. Atre, P. S. Subramanian, and H. Narayanan
- T5: Electronic Testing for SOC Designers ......................................................................................... 20  
  V. D. Agrawal and M. L. Bushnell
  L. Lavagno, S. Dey, and R. Gupta
- T7: MEMS: Technology, Design, CAD and Applications ..................................................................... 24  
  R. Lal, P. R. Apte, K. N. Bhat, G. Bose, S. Chandra, and D. K. Sharma
Papers

Session 1A: Low Power I

Chair: Niraj Jha

Evaluating Run-Time Techniques for Leakage Power Reduction .......................................................... 31
  D. Duarte, Y.-F. Tsai, N. Vijaykrishnan, and M. J. Irwin

Topological Analysis for Leakage Prediction of Digital Circuits ............................................................. 39
  W. Jiang, V. Tiwari, E. de la Iglesia, and A. Sinha

Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment ......................... 45
  R. Kumar and C. P. Ravikumar

Estimation of Maximum Power-Up Current .................................................................................................. 51
  F. Li, L. He, and K. K. Saluja

Session 2A: Interconnects and Technology I

Chair: V. Visvanathan

  J.-H. Kim, E. Matoglu, J. Choi, and M. Swaminathan

Dynamic Noise Analysis with Capacitive & Inductive Coupling ............................................................. 65
  S. H. Choi, B. C. Paul, and K. Roy

Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models ................................. 71
  M. Nagata, Y. Murasaka, Y. Nishimori, T. Morie, and A. Iwata

Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis .............................. 77
  K. Agarwal, Y. Cao, T. Sato, D. Sylvester, and C. Hu

Session 3A: Synthesis I

Chair: Yusuke Matsunaga

An Efficient Algorithm for Low Power Pass Transistor Logic Synthesis .................................................... 87
  R. S. Shelar and S. S. Sapatnekar

Design of Asynchronous Controllers with Delay Insensitive Interface .................................................... 93
  H. Saito, A. Kondratyev, and T. Nanya

Synthesis of High Performance Low Power Dynamic CMOS Circuits .................................................... 99
  D. Samanta, N. Sinha, and A. Pal

Improvement of ASIC Design Processes ..................................................................................................... 105
  V. Sahula, C. P. Ravikumar, and D. Nagchoudhuri

? Best Paper Award Candidate
Session 1B: Low Power II
Chair: A. Raghunathan

ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs ........................................... 113
H. Lekatsas and J. Henkel

Weight-Based Bus-Invert Coding for Low-Power Applications ................................................................. 121
R.-B. Lin and C.-M. Tsai

Software-Only Bus Encoding Techniques for an Embedded System ........................................................... 126
W.-C. Cheng, J.-L. Liang, and M. Pedram

Interconnect Energy Dissipation in High-Speed ULSI Circuits ................................................................. 132
P. Heydari and M. Pedram

Session 2B: Interconnects and Technology II
Chair: Anil Gundurao

Embedded Tutorial: Modeling Parasitic Coupling Effects in Reliability Verification ............................................. 141
N. S. Nagaraj, P. Balsara, and C. Cantrell

Losses in Multilevel Crossover in VLSI Interconnects ......................................................................................... 142
P. K. Datta, S. Sanyal, and D. Bhattacharya

Rational ABCD Modeling of High-Speed Interconnects ....................................................................................... 147
Q. Xu and P. Mazumder

Session 3B: Synthesis II
Chair: Anshul Kumar

Prioritized Prime Implicant Patterns Puzzle for Novel Logic Synthesis and Optimization ................................. 155

A New Synthesis of Symmetric Functions ........................................................................................................... 160
H. Rahaman, D. K. Das, and B. B. Bhattacharya

Logic Synthesis for AND–XOR–OR Type Sense-Amplifying PLA ............................................................... 166
H. Yoshida, H. Yamaoka, M. Ikeda, and K. Asada

Register Transfer Operation Analysis during Data Path Verification ..................................................................... 172
D. Sarkar

Session 1C: Low Power III
Chair: Sujit Dey

A Real Delay Switching Activity Simulator Based on Petri Net Modeling ....................................................... 181
A. K. Murugavel and N. Ranganathan

Switching Activity Estimation of Large Circuits using Multiple Bayesian Networks ........................................ 187
S. Bhanja and N. Ranganathan

Optimal Dual -\( V_T \) Assignment for Low-Voltage Energy-Constrained CMOS Circuits ................................. 193
D. Samanta and A. Pal

Minimizing Energy Consumption for High-Performance Processing ............................................................... 199
E. F. Weglarz, K. K. Saluja, and M. H. Lipasti
Session 2C: Interconnects and Technology III
Chair: G. S. Visweswaran

PREDICTMOS MOSFET Model and its Application to Submicron CMOS Inverter Delay Analysis .............................................. 207
A. B. Bhattacharyya and S. Ulman

A Parallel and Accelerated Circuit Simulator with Precise Accuracy ................................................................. 213

Timing Yield Calculation Using an Impulse-Train Approach ..................................................................................... 219
S. R. Naidu

Implant Dose Sensitivity of 0.1µm CMOS Inverter Delay ...................................................................................... 225
H. C. Srinivasaiah and N. Bhat

Session 3C: Synthesis III
Chair: P. P. Chakrabarti

Exploring the Number of Register Windows in ASIP Synthesis ................................................................. 233
V. P. Bhatt, M. Balakrishnan, and A. Kumar

Architecture Implementation Using the Machine Description Language LISA ................................................ 239
O. Schliebusch, A. Hoffmann, A. Nohl, G. Braun, and H. Meyr

A Framework for Design Space Exploration of Parameterized VLSI Systems .............................................. 245
G. Ascia, V. Catania, and M. Palesi

An Evolutionary Scheme for Cosynthesis of Real-Time Systems ........................................................................ 251
S. Chakraverty, C. P. Ravikumar, and D. R. Choudhuri

Panel
Entrepreneurship in VLSI: The Next Frontier ........................................................................................................ 257
Coordinator: M. Chandrasekaran
Panelists: R. Mody, R. Pai, A. Shelat, and D. Sharma

Session 4A: Low Power IV
Chair: R. Gupta

Embedded Tutorial: Battery-Driven System Design: A New Frontier in Low Power Design .................... 261
K. Lahiri, A. Raghunathan, S. Dey, and D. Panigrahi

A Power Minimization Technique for Arithmetic Circuits by Cell Selection ............................................. 268
M. Muroyama, T. Ishihara, A. Hyodo, and H. Yasuura

Functional Partitioning for Low Power Distributed Systems of Systems-on-a-Chip .................................. 274
Y. Fei and N. K. Jha

An Architectural Level Energy Reduction Technique For Deep-Submicron Cache Memories .................. 282
T. Ishihara and K. Asada
Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories

V. Delaluz, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, A. Sivasubramaniam, and I. Kolcu

Session 5A: Interconnects and Technology IV
Chair: Nagaraj Subramanyam

Embedded Tutorial: Technological Innovations to Advance Scalability and Interconnects in Bulk and SOI
S. Natarajan and A. Marshall

Transistor Flaring in Deep Submicron-Design Considerations
V. Singhal, C. B. Keshav, K. G. Sumanth, and P. R. Suresh

A 3-D Minimum-Order Boundary Integral Equation Technique to Extract Frequency-Dependant Inductance and Resistance in ULSI
S. Fang, Z. Wang, and X. Hong

Efficient Approximate Balanced Truncation of General Large-Scale RLC Systems via Krylov Methods
Q. Su, V. Balakrishnan, and C.-K. Koh

Impact of Technology Scaling on Metastability Performance of CMOS Synchronizing Latches
M. S. Baghini and M. P. Desai

Session 6A: Synthesis IV
Chair: P. van der Wolf

Embedded Tutorial: General Architectural Concepts for IP Core Re-Use
P. Klapproth

Framework for Synthesis of Virtual Pipelines
S. Dasasathyan, R. Radhakrishnan, and R. Vemuri

Automatic Model Refinement for Fast Architecture Exploration
J. Peng, S. Abdi, and D. Gajski

Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors
F. Barat, M. Jayapala, P. Op de Beeck, and G. Deconinck

Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs
L. Shang and N. K. Jha

Session 4B: Analog Design
Chair: Makato Nagata

A Design of Analog C-Matrix Circuits Used for Signal/Data Processing
T. Sugawara, Y. Miyanaga, and N. Yoshida

A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment
D. Sahu
Automatic Synthesis of CMOS Operational Amplifiers: A Fuzzy Optimization Approach ......................... 366
B. Sahu and A. K. Dutta

Electromigration Avoidance in Analog Circuits: Two Methodologies for Current-Driven Routing .......... 372
J. Lienig, G. Jerke, and T. Adler

**Session 5B: Layout I**
Chair: Narendra Shenoy

Buffered Routing Tree Construction under Buffer Placement Blockages ............................................. 381
W. Chen, M. Pedram, and P. Buch

Stairway Compaction using Corner Block List and Its Applications with Rectilinear Blocks ............... 387
Y. Ma, X. Hong, S. Dong, Y. Cai, C.-K. Cheng, and J. Gu

An Adaptive Interconnect-Length Driven Placer ..................................................................................... 393
C.-M. Tsai, K.-T. Kuo, C.-H. Hong, and R.-B. Lin

Net Clustering Based Macrocell Placement ............................................................................................. 399
S. Alupoaei and S. Katkoori

**Session 6B: Synthesis and Verification**
Chair: S. Ramesh

High-Level Synthesis with SIMD Units .................................................................................................... 407
V. Raghunathan, A. Raghunathan, M. B. Srivastava, and M. D. Ercegovac

A Heuristic for Clock Selection in High-Level Synthesis ......................................................................... 414
J. Ramanujam, S. Deshpande, J. Hong, and M. Kandemir

Design for Verification at the Register Transfer Level ................................................................................ 420
I. Ghosh, K. Sekar, and V. Boppana

Application of Multi-Domain and Multi-Language Cosimulation to an Optical MEM Switch Design .... 426
G. Nicolescu, S. Martinez, L. Kriaa, W. Youssef, S. Yoo, B. Charlot, and A. A. Jerraya

**Session 4C: VLSI Architecture I**
Chair: N. Ranganathan

VLSI Implementation of 2-D DWT/IDWT Cores Using 9/7-Tap Filter Banks Based on the Non-Expansive Symmetric Extension Scheme ................................................................. 435
K. Seth and S. Srinivasan

An Efficient 3-Bit -Scan Multiplier without Overlapping Bits, and Its 64x64 Bit Implementation ............ 441
H. Yu and J. A. Abraham

Architecture and Design of a High Performance SRAM for SOC Design .............................................. 447
S. Singh, S. Azmi, N. Agarwal, P. Phani, and A. Rout

VLSI Architecture for a Flexible Motion Estimation with Parameters ...................................................... 452
J. Choi, N. Togawa, M. Yanagisawa, and T. Ohtsuki

Automatic Modeling and Validation of Pipeline Specifications Driven by an Architecture Description Language ............................................................................................................................... 458
P. Mishra, H. Tomiyama, A. Halambi, P. Grun, N. Dutt, and A. Nicolau

? Best Paper Award Candidate
Session 5C: Layout II

Chair: Susmita Sur-Kolay

Explicit Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts .......................................................... 467
  Y. Kubo, S. Nakatake, Y. Kajitani, and M. Kawakita

An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing ............................. 473
  J. Xu, X. Hong, T. Jing, Y.-C. Cai, and J. Gu

Simultaneous Circuit Transformation and Routing .................................................................................. 479
  H. Yoshida, M. Sera, M. Kubo, and M. Fujita

Probabilistic Analysis of Rectilinear Steiner Trees ............................................................................. 484
  C. Chen

Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement ........................ 489
  S. Zhao, K. Roy, and C.-K. Koh

Session 6C: Test and Validation

Chair: S. P. Rajan

A Novel Method to Improve the Test Efficiency of VLSI Tests .......................................................... 499

On Test Scheduling for Core-Based SOCs ......................................................................................... 505
  S. Koranne

Constraint Driven Pin Mapping for Concurrent SOC Testing ............................................................. 511
  Y. Huang, N. Mukherjee, C.-C. Tsai, O. Samman, Y. Zaidan, Y. Zhang,
  W.-T. Cheng, and S. M. Reddy

Identifying Redundant Wire Replacements for Synthesis and Verification ........................................ 517
  K. Radecka and Z. Zilic

Property-Specific Testbench Generation for Guided Simulation ......................................................... 524
  A. Gupta, A. E. Casavant, P. Ashar, X. G. Liu, A. Mukaiyama, and K. Wakabayashi

Session 7A: VLSI Architecture II

Chair: Tohru Ishihara

A New Divide and Conquer Method for Achieving High Speed Division in Hardware ....................... 535
  K. N. M. Mohan, R. Krishnan, A. Kumar, and M. Balakrishnan

SWASAD: An ASIC Design for High Speed DNA Sequence Matching .............................................. 541
  T. Han and S. Parameswaran

Systematic Address and Control Code Transformations for Performance Optimisation
of a MPEG-4 Video Decoder ............................................................................................................ 547
  M. Palkovic, M. Miranda, K. Denolf, P. Vos, and F. Catthoor

A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication .... 553
  D. Panigrahi, C. N. Taylor, and S. Dey
Session 8A: Layout III
Chair: B. Bhattacharya
Efficient Macromodeling for On-Chip Interconnects .............................................................. 561
Q. Xu and P. Mazumder
An Upper Bound for 3D Slicing Floorplans ............................................................................. 567
S. Salewski and E. Barke
System-Level Point-to-Point Communication Synthesis using Floorplanning Information .......... 573
J. Hu, Y. Deng, and R. Marculescu
Floorplan Evaluation with Timing-Driven Global Wireplanning, Pin Assignment and Buffer/Wire Sizing .......................... 580
C. Albrecht, A. B. Kahng, I. Mandoiu, and A. Zelikovsky

Session 9A: Test I
Chair: Makoto Sugihara
Embedded Tutorial: Spectral Testing of Digital Circuits .......................................................... 591
V. D. Agrawal
Multiple Faults: Modeling, Simulation and Test ..................................................................... 592
Y. C. Kim, V. D. Agrawal, and K. K. Saluja
Reformatting Test Patterns for Testing Embedded Core Based System Using Test Access Mechanism (TAM) Switch ........................................................................ 598
S. Basu, D. Mukhopadhyay, D. Roychoudhury, I. Sengupta, and S. Bhawmik
Improved Algorithms for Constructive Multi-Phase Test Point Insertion for Scan Based BIST ............................................................................................................. 604
N. Z. Basturkmen, S. M. Reddy, and J. Rajski

Session 7B: Embedded Systems I
Chair: P. Klapproth
Low Power Solution for Wireless Applications .................................................................... 615
S. Ramanathan and R. Mandal
Address Code and Arithmetic Optimizations for Embedded Systems .................................... 619
J. Ramanujam, S. Krishnamurthy, J. Hong, and M. Kandemir
Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications .............................................................................................................. 625
Y.-H. Park, J. Kook, and H.-J. Yoo
Strategies for Improving Data Locality in Embedded Applications ..................................... 631
N. E. Crosbie, M. Kandemir, I. Kolcu, J. Ramanujam, and A. Choudhary

Session 8B: Layout IV
Chair: Shigetoshi Nakatake
On Routing Demand and Congestion Estimation for FPGAs .............................................. 639
S. Balachandran, P. Kannan, and D. Bhatia

Best Paper Award Candidate
Layout-Driven Timing Optimization by Generalized De Morgan Transform

S. Chakraborty and R. Murgai

Reducing Library Development Cycle Time through an Optimum Layout Create Flow

R. Mandal, D. Goswami, and A. Dash

A Unified Method to Handle Different Kinds of Placement Constraints in Floorplan Design

E. F. Y. Young, C. C. N. Chu, and M. L. Ho

Session 9B: Test II
Chair: Ashok Balivada

Degree-of-Freedom Analysis for Sequential Machines Targeting BIST Quality and Gate Area

S. Roy, B. K. Sikdar, M. Mukherjee, and D. K. Das

A Partitioning and Storage Based Built-In Test Pattern Generation Method for Scan Circuits

I. Pomeranz and S. M. Reddy

Optimization of Test Accesses with a Combined BIST and External Test Scheme

M. Sugihara and H. Yasuura

Design of an On-Chip Test Pattern Generator without Prohibited Pattern Set (PPS)

N. Ganguly, B. K. Sikdar, and P. P. Chaudhuri

Session 7C: Embedded Systems II
Chair: Hiroyuki Tomiyama

Mode Selection and Mode-Dependency Modeling for Power-Aware Embedded Systems

D. Li, P. H. Chou, and N. Bagherzadeh

Using Randomized Rounding to Satisfy Timing Constraints of Real-Time Preemptive Tasks

A. Datta, S. Choudhury, and A. Basu

Input Space Adaptive Embedded Software Synthesis

W. Wang, A. Raghunathan, G. Lakshminarayana, and N. K. Jha

Static and Dynamic Variable Voltage Scheduling Algorithms for Real-Time Heterogeneous Distributed Embedded Systems

J. Luo and N. Jha

Session 8C: Verification II
Chair: Hiroto Yasuura

Improved SAT-Based Bounded Reachability Analysis

M. K. Ganai and A. Aziz

Open Computation Tree Logic for Formal Verification of Modules

P. Dasgupta, A. Chakrabarti, and P. P. Chakrabarti

RTL-Datapath Verification using Integer Linear Programming

R. Brinkmann and R. Drechsler

Best Paper Award Candidate
Verification of an Industrial CC-NUMA Server ................................................................. 747
  R. Mukherjee, Y. Nakayama, and T. Mima

**Session 9C: Test III**

*Chair: Mike Bushnell*

Evaluation of Statistical Outlier Rejection Methods for IDDQ Limit Setting ....................... 755
  S. Sabade and H. Walker

Divide-and-Conquer IDDQ Testing for Core-Based System Chips ........................................ 761
  C. P. Ravikumar and R. Kumar

Path Delay Fault Test Generation for Standard Scan Designs Using State Tuples .................. 767
  Y. Shao, I. Pomeranz, and S. M. Reddy

Test Solution for OTA Based Analog Circuits ......................................................................... 773
  B. N. Ray, P. P. Chaudhuri, and P. K. Nandi

**Special Session: “Hot Chips from India”**

*Chair: S. Karthik*

Challenges in the Design of a Scalable Data-Acquisition and Processing System-on-Silicon ................................................................. 781
  K. Shankaranarayana, S. Sarkar, R. Venkatraman, S. S. Jagini, N. Venkatesh,
  J. C. Rao, H. Udayakumar, M. Sambandam, K. P. Sheshadri, S. Talapatra, P. Mhatre,
  J. Abraham, and R. Parekhji

Development of ASIC Chip-Set for High-End Network Processing Application—A Case Study ................................................................. 789
  S. Patel

IEEE 1394a_2000 Physical Layer ASIC ....................................................................................... 795
  R. Yashwante and B. Jahagirdar

Definition, Design & Development of the IXE2424 Network Switch/Router ASIC ................. 801
  T. Datta and C. S. Muralidharan

**VLSI Design 2003 Call for Papers** ....................................................................................... 803

**ASP-DAC 2003 Call for Papers** ......................................................................................... 804

**VDAT 2002 Call for Papers** ............................................................................................... 806

**Author Index** ....................................................................................................................... 807

*Best Paper Award Candidate*
Welcome to the joint event—The Fifteenth International Conference on VLSI Design and the Seventh Asia and South Pacific Design Automation Conference (ASPDAC). Both these conferences have individually matured into prestigious meetings that VLSI professionals look forward to attending year after year. For the first time, these meetings are being held jointly in order to bring together a larger cross-section of VLSI Design and EDA professionals. We have a five-day program packed with many exciting events ahead of us. I invite you to take full advantage of this unique opportunity to meet people, learn and explore business opportunities.

Allow me to offer you a quick overview of this joint conference. The first two days will feature eight high-quality tutorials that cover all aspects of VLSI. In the next three days, we have keynote speeches, technical paper presentations, embedded tutorials and panel discussions. It is our privilege to have four distinguished keynote speakers this year: Dr. Biswadip (Bobby) Mitra of Texas Instruments from India, Dr. Kazuo Yano of Hitachi from Japan, Dr. Martin Schuurmans of Philips from The Netherlands and Dr. Aart de Geus of Synopsys from U.S.A. The technical program of the conference will feature five embedded tutorials and 109 technical paper presentations. In addition, a special session on “Hot Chips from India” is being organized.

To share the practical experience of chip design, a design contest was organized with the conference, with prizes being awarded to the most innovative designs. This year, 24 designs were submitted for the design contest.

The conference is accompanied by an exhibition featuring a large number of leading VLSI companies from all over the world demonstrating their latest products.

It is my pleasure to acknowledge the effort of the joint conference committee in putting this event together. I thank the Program Co-chairs, Srimat Chakradhar, Takashi Nanya and C.P. Ravikumar, for their excellent work in compiling a high-quality technical program. The technical program is a true reflection of the state-of-the-art in VLSI Design and Electronic Design Automation. My thanks are due to the Tutorials Chair, Rubin Parekhji, for putting together an excellent program of eight full-day tutorials. I would like to thank the Design Contest Co-chairs, Soumitra Nandy and Kazutoshi Kobayashi for the successful design contest. Thanks are due to Srimat Chakradhar for playing the additional role of Publications Chair. He has also maintained the conference website and worked closely with the staff of the IEEE Computer Society Press and ACM SIGDA to bring out the proceedings. The proceedings of this joint conference are
published by the IEEE CS Press in paper form and by ACM SIGDA on CD-ROM. I thank Anne Jacobs of IEEE and Kathy Preas of ACM SIGDA for their cooperation and support.

Obviously, no conference can be organized without money and the support of various companies and organizations goes a long way to minimize the burden of registration fees on the delegates. I am grateful to M. Chandrasekaran, our Exhibits & Sponsorship Chair, for putting together an impressive exhibition and obtaining sponsorship support.

Infrastructure: when good, it is invisible! I thank the Organizing Committee Chair, R. Shankar and his team for making excellent arrangements and ensuring smooth execution of the event. In this task, he was ably assisted by Kenneth Menzies, John Jacob and their team from Adverto and our Audio-Visual Chair, T.V. Varadarajan.

The Publicity Co-chairs, Anand Sudarshan and Samir Kumar have done a creditable job of publicizing the event. I thank Ashok Murugavel for coordinating the foreign registration.

Every event needs someone to take care of last-minute problems and servicing requests from individual delegates. This job was handled remarkably well by our dedicated team of volunteers; my heartfelt thanks to them.

VLSI Design/ASPDAC 2002 is sponsored by the VLSI Society of India, the Ministry of Information Technology (Government of India), the IEEE Circuits & Systems Society and ACM SIGDA. Nikil Dutt, Ellen Yoffa, and A. Prabhakar have played key roles as Liaisons for ACM, IEEE and VLSI Society of India, respectively. The help and encouragement received from G.H. Sarma, Secretary, VLSI Society of India is gratefully acknowledged.

The fellowships program has allowed a number of faculty and students from Indian academic institutions to participate in the conference. In addition, the travel grants from IEEE CAS have permitted a number of researchers from foreign countries to participate in the meeting. I thank the Fellowship Co-chairs, K.S. Gurumurthy and Navakant Bhat for handling the fellowships and the IEEE CAS travel grants.

The ASPDAC Steering Committee Chair, Tatsuo Ohtsuki, and the VLSI Design Conference Steering Committee Chair, Vishwani Agrawal, have offered invaluable help, guidance, moral support and inspiration at all stages.

Finally, I would like to thank the authors who submitted their work to the conference, the tutorial speakers, members of the technical program committee, paper reviewers, members of the local organization committee, exhibitors, panelists and delegates who have all played their important roles in making this event a success.

On behalf of the conference committee, I once again extend you a warm welcome to VLSI Design/ASPDAC 2002. I hope you will benefit from the technical sessions, the exhibits and the informal interactions. I also hope that you will enjoy your stay in Bangalore—variously described as the garden city of India, the air-conditioned city of India and the Silicon Valley of India—and visit places in and around Bangalore of interest to lovers of nature, history, art, architecture and technology.

_Sunil D. Sherlekar_
On behalf of the organizing committee of VLSI Design-ASPDAC 2002, it is our pleasure to welcome you to this mega-event. For the first time, the International Conference on VLSI Design is being held jointly with the Asia South Pacific Design Automation Conference. Today, the VLSI Design conference celebrates its 15th birthday while ASPDAC celebrates its 7th birthday. It has been our unique privilege to be associated with this event in the capacity of technical program co-chairs.

Preparations towards the conference technical program started almost a year ago. Continuing the tradition set up last year, we used an Internet-based submission and review process. Each paper was assigned 5 to 8 reviewers in relevant areas. Each paper was also assigned a review manager, who was a member of the technical program committee. We obtained 1123 reviews from 384 reviewers -- about 5 reviews per paper on an average. The program committees met separately in India, USA, and Japan, and converged on a final program.

The final program of the joint conference represents a slice of cutting-edge R&D in VLSI. It includes 4 Keynote addresses, 8 full-day tutorials, 113 technical paper presentations, and 1 panel discussion. We are proud to have Aart De Geus (Synopsys, USA), Bobby Mitra (TI India), Kazuo Yano (Hitachi, Japan), and Martin Schuurmans (Philips, Netherlands) as our distinguished Keynote speakers. We received 22 excellent tutorial proposals, of which we were able to accommodate 8 full-day tutorials. We received a record submission of 269 high-quality technical papers from over 10 different countries this year: India (95), USA (74), China (29), Japan (24), Germany (12), Korea (8), Taiwan (6), The Netherlands (4), Singapore (3), Belgium (3), France (2), Sweden (2), Hong Kong (2), Australia (2), Ireland (1), Italy (1), and Russia (1). Due to space and time limitations, we were only able to include 113 of these submissions in the final program. These papers are organized into

- 4 sessions each on Low Power Design, Synthesis, Testing, Layout, and Interconnects & Technology
- 2 sessions on Embedded Systems, Verification, and VLSI Architecture
- 1 session on Analog Design, and
- 1 special session on "Hot Chips from India"

We hope you will enjoy this technical program as much as we have enjoyed putting it together. We thank all the authors who submitted their work to the conference. We thank all the reviewers.
for their timely reviews. The final program is a reflection of the combined opinion of members of the program committee and independent peer reviews. Special thanks to the program committee for a job well done. We thank Rubin Parekhji who put together an excellent Tutorial program, and all the tutorial speakers for their contribution. We thank S. Karthik for organizing the special session. We express our sincere gratitude to the staff at Texas Instruments, India, and Prof. Mike Bushnell and his team at Rutgers University for their invaluable help in hosting the PC meetings. This year, we were fortunate to tap into the expertise of Vishwani Agrawal, Sunil Sherlekar, and Mahesh Mehendale who willingly offered quality help at all times.

We extend you a warm welcome, and invite you to enjoy the proceedings of VLSI Design-ASPDAC 2002.

Srimat Chakradhar
Takashi Nanya
C.P. Ravikumar
Organizing Chair
R. Shankar
Sasken Communication Technologies Ltd., India

Publication Chair
Srimat T. Chakradhar
NEC, Princeton, USA

Finance Chair
Rakesh Agarwal
Sasken Communication Technologies Ltd., India

Fellowship Chair
Navakanta Bhat
Indian Institute of Science, Bangalore, India

Publicity Chair
Anand Sudarshan
Planetasia, India

Publicity Chair
Samir Kumar
Planetasia, India

Audio-Visual Chair
RTN. T.V. Varadarajan
Lakshmi Audiovisuals Inc., India

ACM Liaison
Nikil Dutt
University of California at Irvine, USA

IEEE Liaison
Ellen Yoffa
IBM Corporation, USA

VSI Liaison
A. Prabhakar
Datanet Corporation, India
VLSI Design and ASPDAC
Technical Program Committee

Jacob Abraham, University of Texas, Austin, TX, USA
Vishwani Agrawal, Agere Systems, Murray Hill, NJ, USA
M. Balakrishnan, Indian Institute of Technology, New Delhi, India
Ashok Balivada, National Semiconductor, Bangalore, India
Navakanta Bhat, Indian Institute of Science, Bangalore, India
Dinesh Bhatia, University of Texas at Dallas, Richardson, TX, USA
Bhargab Bhattacharya, University of Nebraska-Lincoln, NE, USA
Partha Chakrabarti, Indian Institute of Technology, Kharagpur, India
Srimat Chakradhar, NEC, Princeton, NJ, USA
Santanu Chattopadhyay, Indian Institute of Technology, Guwahati, India
Hiroshi Date, ABEL Systems Inc., Nishikyo-ku Kyoto, Japan
Madhav Desai, Indian Institute of Technology, Mumbai, India
Rolf Ernst, TU Braunschweig, Braunschweig, Germany
Masahiro Fujita, University of Tokyo, Tokyo, Japan
Daniel Gajski, University of California, Irvine, CA, USA
Anil Gundurao, Cypress Semiconductor, Bangalore, India
Tomoo Inoue, Hiroshima City University, Hiroshima, Japan
Tadatoshi Ishii, InterDesign Technologies, Inc., Tokyo, Japan
Nagisa Ishiura, Osaka University, Yamadaoka Suita, Japan
Alok Jain, Cadence Design Systems, Noida, India
A.A. Jerraya, TIMA, Grenoble, France
Niraj Jha, Princeton University, Princeton, NJ, USA
Rajiv Joshi, IBM T. J. Watson Research Center, Yorktown Heights, NY, USA
Seiji Kajihara, Kyushu Institute of Technology, Fukuoka, Japan
Tetsushi Koide, Hiroshima University, Higashi-Hiroshima, Japan
Anshul Kumar, Indian Institute of Technology, New Delhi, India
Tadahiro Kuroda, Keio University, Yokohoma, Japan
Ujjwal Maulik, Kalyani Govt. Engg., Nadia Kalyani, India
Yinghua Min, ICT, Beijing, China
Durga Misra, New Jersey Institute of Technology, Newark, NJ, USA
Hiroshi Nakamura, University of Tokyo, Tokyo, Japan
Soumitra Nandy, Indian Institute of Science, Bangalore, India
Nandakumar Narayananamangalam, Agere Systems, Bangalore, India
Takashi Nanya, University of Tokyo, Japan
Kimihiro Ogawa, Sony, Fukuoka, Japan
VLSI Design Steering Committee

Vishwani D. Agrawal (Chair)
Agere Systems, USA
va@agere.com

Anand Bariya
abariya@yahoo.com

Bhargab B. Bhattacharya
Indian Statistical Institute, Calcutta, India
bhargab@isical.ac.in

Debashis Bhattacharya
Zenasis Technologies Inc., USA
bhattach@zenasis.com

Srimat T. Chakradhar
NEC, USA
chak@ccrl.nj.nec.com

Asoke K. Laha
Interra, India
asoke@interra.com

Yashwant K. Malaiya
Colorado State University, USA
malaiya@cs.colostate.edu

Biswa Bipin (Bobby) Mitra
Texas Instruments, India
bmitra@ti.com

P. Pal Chaudhuri
Bengal Engineering College, India
ppc@becs.ernet.in

Lalit M. Patnaik
Indian Institute of Science, India
lalit@micro.iisc.ernet.in

Uday P. Phadke
Ministry of Information Technology, India
phadke@mit.gov.in

A. Prabhakar
Datanet Corporation, India
datanetc@giashbg01.vsnl.net.in

N. Ranganathan
University of South Florida, USA
ranganat@csee.usf.edu

G. H. Sarma
United Telecoms Ltd., India
sarma@utlindia.com

Naveed Sherwani
Intel, USA
naveed.sherwani@intel.com

N. Venkateswaran
warf@vsnl.net
# ASPDAC Steering Committee

<table>
<thead>
<tr>
<th>Chair</th>
<th>Vice Chair</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tatsuo Ohtsuki</td>
<td>Fumiyasu Hirose</td>
</tr>
<tr>
<td>Waseda University</td>
<td>Cadence Design Systems, Japan</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Secretary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tsuneo Nakata</td>
</tr>
<tr>
<td>Fujitsu Laboratories Ltd.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ASP-DAC 2000 General Chair</th>
<th>ASP-DAC 2001 General Chair</th>
</tr>
</thead>
<tbody>
<tr>
<td>Kenji Yoshida</td>
<td>Satoshi Goto</td>
</tr>
<tr>
<td>Semiconductor Technology Academic Research Center (STARC)</td>
<td>NEC Corporation</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ACM SIGDA Representative</th>
<th>eD&amp;S Fair Chair</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nikil Dutt</td>
<td>Yoshimune Hagiwara</td>
</tr>
<tr>
<td>University of California at Irvine</td>
<td>Hitachi Limited</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IEEE CAS Representative</th>
<th>IEICE TGCAS Chair</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ellen J. Yoffa</td>
<td>Hisakazu Kikuchi</td>
</tr>
<tr>
<td>IBM Corporation</td>
<td>Niigata University</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DAC Representative</th>
<th>IEICE TGVLD Chair</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jan M. Rabaey</td>
<td>Hidetoshi Onodera</td>
</tr>
<tr>
<td>University of California at Berkeley</td>
<td>Kyoto University</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DATE Representative</th>
<th>IEICE TGICD Chair</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peter Marwedel</td>
<td>Nori Kitagawa</td>
</tr>
<tr>
<td>University of Dortmund</td>
<td>Texas Instruments, Japan</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>EIAJ EDA TC Representative</th>
<th>IPSJ SIGSLDM Chair</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yoshifumi Okamoto</td>
<td>Hirofumi Hamamura</td>
</tr>
<tr>
<td>Matsushita Electric Industrial Co., Ltd.</td>
<td>Fujitsu Limited</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>STARC Representative</th>
<th>JIEP Representative</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tokinori Kozawa</td>
<td>Masao Yanagisawa</td>
</tr>
<tr>
<td>Semiconductor Technology Academic Research Center (STARC)</td>
<td>Waseda University</td>
</tr>
</tbody>
</table>
International Members
Richard M M Chen, City University of Hong Kong
Graham R. Hellestrand, VaST Systems Technology Corporation
Xian-Long Hong, Tsinghua University, Beijing
Chong-Min Kyung, Korea Advanced Institute of Science and Technology
Hon-Wai Leong, National University of Singapore
Youn-Long Steve Lin, Tsing Hua University, Hsin-Chu
Sunil D. Sherlekar, Silicon Automation Systems (INDIA) PVT. LTD.
David Skellern, Macquarie University
Alexander Stempkovsky, Russian Academy of Sciences
Qianling Zhang, Fudan University
# VLSI Design 2001 Conference Awards

## Arun Kumar Choudhury Best Paper Award

Estimating Crosstalk from VLSI Layouts  
*C.P. Ravikumar and V. Shankar Subramanian*

## Best Student Paper Award

Combinational Test Generation for Acyclic Sequential Circuits Using a Balanced ATPG Model  
*Yong Chang Kim, Vishwani D. Agrawal, and Kewal K. Saluja*

## Honorary Mention Award

Observability Register Architecture for Efficient Production Test and Debug of VLSI Circuits  
*Dilip Bhavsar and Rishan Tan*
Reviewers

Jacob A. Abraham
Jais Abraham
Thorsten Adler
Alpana Agarwal
Vishwani D. Agrawal
Amir H. Ajami
Stelian Alupoei
Hideharu Amano
Guido S. Araujo
N. V. Arvind
Hideki Asai
Young-Don Bae
Debabrata Bagchi
Maryam Shojaei Baghini
V. Balasubramanian
G. D. Balachandar
Shankar Balachandran
M. Balakrishnan
Ashok Balivada
Rajeshwari Banakar
Mallikarjun Yallappa
Sanghamitra Bandyopadhyay
Prith Banerjee
Francisco Barat
Anupam Basu
Subhayu Basu
Nadir Z. Basturkmen
Juergen Becker
Navakanta Bhat
Sanjukta Bhanja
J. Bhasker
Shrinivas Subramanya Bhat
Dinesh Bhatia
Amalendu B. Bhattacharyya
Bhargab B. Bhattacharya
Sambuddha Bhattacharya
Abhishek Bisaria
Raik Brinkmann
Michael L. Bushnell
Wei Cao
Luca P. Carloni
Hongliang Chang
Indrajit Chakrabarti
Supratik Chakraborty
Partha Pratim Chakrabarti
Shampa Chakraverty
Veena S. Chakravarthi
Srinivasa B. S. Chakravarthy
Arun N. Chandorkar
Suthikshn Kumar
Channarayapatna
Santanu Chattopadhyay
Chunhong Chen
De-Sheng Chen
Ming Chih Chen
Pinhong Chen
Wei Chen
Sao Jie Chen
Yirng-An Chen
Chung-Kuan Cheng
Shun-Wen Cheng
Wei-Chung Cheng
Wu-tung Cheng
Jong-Sheng Cherng
Lin Chi-ho
Ji Young Choi
Seung Hoon Choi
Pai H. Chou
Luis Alejandro Cortes
Hailong Cui
Sabyasachi Das
Sandip Das
Debesh Kumar Das
Srinivasan Dasasathyan
Pallab Dasgupta
Parthasarathi Dasgupta
Hirosi Date
Prabir Kumar Datta
Jatindra Kumar Deka
Madhav P. Desai
Sheqiu Dong
Rolf Drechsler
David E. Duarte
Basant Kumar Dwivedi
Rolf Ernst
Shuzhou Fang
Pawan Kumar Fangaria
Natalia V. Fargasch
Yunsi Fei
Ambar A. Gadhari
Malay K. Ganai
Niloy Ganguly
Om Prakash Gangwal
Anup Gangwar
Mayank Garg
Andreas Gerstlauer
Kanad Ghose
Indradeep Ghosh
Abhijit Giri
Sneha Swamiraj Gotur
Mariagrazia Graziano
Bryan J. Gran
Wolfgang Guenther
Anil K. Gundurao
Aarti Gupta
Sumit Gupta
Vivek Gupta
Sanjay Gundurao Gurlahosur
Prema Virupaxappa Hallikeri
Tae Hee Han
Suman Rudraiah
Reiner W. Hartenstein
Yong Hei Hei
Joerg Henkel
Payam Heydari
Shouzou Hirano
Xianlong Hong
Wenting Hou
Ming-Fu Hsiao
Jingcao Hu
Masahiro Iida
Leandro Soares Indrusiak
Tomoo Inoue
Mary Jane Irwin
Tohru Ishihara
Tadatoshi Ishii
<table>
<thead>
<tr>
<th>Ken-ichiro Ishikawa</th>
<th>Tadahiro Kuroda</th>
<th>K. V. V. Murthy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alok Jain</td>
<td>Marcello Lajolo</td>
<td>Prashant Murthy</td>
</tr>
<tr>
<td>Kamal K. Jain</td>
<td>R Lal</td>
<td>Ashok K Murugavel</td>
</tr>
<tr>
<td>Manoj Kumar Jain</td>
<td>Luciano Lavagno</td>
<td>Rajiv M Nadig</td>
</tr>
<tr>
<td>C. A. Jalaludeen</td>
<td>Sung-Won Lee</td>
<td>Anantha Nag</td>
</tr>
<tr>
<td>Murali Jayapala</td>
<td>Peter Maurice Lee</td>
<td>Makoto Nagata</td>
</tr>
<tr>
<td>Goeran Jerke</td>
<td>Tang Lei</td>
<td>Nemmani Anantha</td>
</tr>
<tr>
<td>Ahmed Jerraya</td>
<td>Haris Lekatsas</td>
<td>Srinath Robin Naidu</td>
</tr>
<tr>
<td>Niraj K. Jha</td>
<td>Dexin Li</td>
<td>Hiroshi Nakamura</td>
</tr>
<tr>
<td>Kyoung-Son Jhang</td>
<td>Fei Li</td>
<td>Sukumar Nandi</td>
</tr>
<tr>
<td>Alex K. Jones</td>
<td>M. S. Zhuoyuan Li</td>
<td></td>
</tr>
<tr>
<td>Hemant Joshi</td>
<td>ZhaoLin Li</td>
<td>T. C. Nandy</td>
</tr>
<tr>
<td>Chandra Prakash Joshi</td>
<td>Jens Lienig</td>
<td>Takashi Nanya</td>
</tr>
<tr>
<td>Rajiv Vasant Joshi</td>
<td>Chieh Lin</td>
<td>Sanjiv Narayan</td>
</tr>
<tr>
<td>Seiji Kajihara</td>
<td>Zhenghui Lin</td>
<td>Venkatath Natarajan</td>
</tr>
<tr>
<td>Nitin Kakkar</td>
<td>Chang Tzu Lin</td>
<td>Gabriela Nicolescu</td>
</tr>
<tr>
<td>Apurva Kalia</td>
<td>Jian Liu</td>
<td></td>
</tr>
<tr>
<td>Shivanand Shradhanand Kalgi</td>
<td>Yi Liu</td>
<td>Ajit Pal</td>
</tr>
<tr>
<td>V. Kamakoti</td>
<td>Taotao Lu</td>
<td>Rajat Kumar Pal</td>
</tr>
<tr>
<td>Byung-tae Kang</td>
<td>Jiajun Luo</td>
<td>Satrajit Pal</td>
</tr>
<tr>
<td>M. T. Kandemir</td>
<td>Jiong Luo</td>
<td>Maurizio Palesi</td>
</tr>
<tr>
<td>Parivallal Kannan</td>
<td>Kirthikeyan Madathil</td>
<td>Martin Palkovic</td>
</tr>
<tr>
<td>Srinivas Katkoori</td>
<td>Torsten Mahnke</td>
<td>Debashis Panigrahi</td>
</tr>
<tr>
<td>Mikael Kerttu</td>
<td>S. S. Mahant Shetti</td>
<td>Rubin A. Parekhji</td>
</tr>
<tr>
<td>Kamran Nabi Khan</td>
<td>Chitta Mandal</td>
<td>In-Cheol Park</td>
</tr>
<tr>
<td>Uday P. Khedker</td>
<td>Ion Mandoiu</td>
<td>Yong-Ha Park</td>
</tr>
<tr>
<td>Joong-Ho Kim</td>
<td>Joao Marques-Silva</td>
<td>Sanjeev I. Patel</td>
</tr>
<tr>
<td>Ho Young Kim</td>
<td>Radu Marculescu</td>
<td>Priyadarsh Patra</td>
</tr>
<tr>
<td>Seok Yoon Kim</td>
<td>Sergio Martinez</td>
<td>Dipul C. Paul</td>
</tr>
<tr>
<td>Yong C. Kim</td>
<td>Ujjwal Maulik</td>
<td>T. Praveen Pavithran</td>
</tr>
<tr>
<td>Kazutoshi Kobayashi</td>
<td>Baquer Mazhari</td>
<td>Massoud Pedram</td>
</tr>
<tr>
<td>Shinsuke Kobayashi</td>
<td>Yinghua Min</td>
<td>Rajesh Y. Pendurkar</td>
</tr>
<tr>
<td>Cheng-Kok Koh</td>
<td>Toshiaki Miyazaki</td>
<td>Sakthivel Periyasamy</td>
</tr>
<tr>
<td>Tetsushi Koide</td>
<td>Durga Misra</td>
<td>Penaka Phani</td>
</tr>
<tr>
<td>Alex Kondratyev</td>
<td>P. Mishra</td>
<td>Ilia Polian</td>
</tr>
<tr>
<td>Sandeep Koranne</td>
<td>K. N. Murali Mohan</td>
<td>Irith Pomeranz</td>
</tr>
<tr>
<td>Murthi Krishna</td>
<td>Nihar Ranjan Mohapatra</td>
<td>A. V. S. S. Prasad</td>
</tr>
<tr>
<td>Rohini Krishnan</td>
<td>Jayram Nageswaran</td>
<td>Mukul Ranjan Prasad</td>
</tr>
<tr>
<td>Anshul Kumar</td>
<td>Ali Reza Mortazavi</td>
<td>Katarzyna Radecka</td>
</tr>
<tr>
<td>Puneeth Kumar</td>
<td>Nilanjan Mukherjee</td>
<td>Rajesh Radhakrishnan</td>
</tr>
<tr>
<td>Rahul Kumar</td>
<td>Monalisa Mukherjee</td>
<td></td>
</tr>
<tr>
<td>D. V. J. Ravi Kumar</td>
<td>Barjeestahseen Mulla</td>
<td></td>
</tr>
<tr>
<td>Shashi Kumar</td>
<td>Brian J. Mulvaney</td>
<td></td>
</tr>
<tr>
<td>Vimal B Kumar</td>
<td>Rajeev Murgai</td>
<td></td>
</tr>
<tr>
<td>Vishnu Arun Kumar</td>
<td>Masanori Muromaya</td>
<td></td>
</tr>
</tbody>
</table>
Sunil K. P. Rafeeqe
Raghuraman R.
Vijay Raghunathan
Hafizur Rahaman
Rajesh Raina
Sachin Rai
K. A. Rajarathinam
S. S. Rajput
Ramanarayanan M.
Suresh Raman
S. Ramachandran
Sornavalli Ramanathan
S. Ramesh
N. Ranganathan
C. V. Guru Rao
Kameshwar C. Rao
Rajani Rao
Ramgopal Rao
Reinhard H. Rauscher
C. P. Ravikumar
Baidya Nath Ray
Sudhakar M. Reddy
Kai R. Richter
Partha Roop
Subir Kumar Roy
Abhishek Roy
Sergey G. Rusakov
Stefan Rusu
Sagar Suresh Sabade
Margaret Marek Sadowska
Anindya Saha
Debapriya Sahu
Biranchinath Sahu
Silke Salewski
Kewal K. Saluja
Debasis Samanta
T. Sanjay
Karthik Sankaran
Sachin S. Sapatnekar
Aditya Sathe
Sathiamoorthy S.
Hiroshi Sawada
Praveen K. Saxena
Kavish Seth
Sharad C. Seth
Ramesh S. Sethu
Li Shang
Wei Shaojun
K. C. Shashidhar
Rupesh S. Shelar
Narendra V. Shenoy
Kenji Shimazaki
Mu Kyoung Shin
Biplab Kumar Sikdar
Shobha Singh
Minkyu Song
J. Sridhar
B. Srikanth
S. Srinivasan
H. C. Srinivasaiah
Mandayam Srinivasan
Saurbh Srivastava
Dirk Stroobandt
Qing Su
Toshinori Sueyoshi
Takayuki Sugawara
Masunori Sugimoto
Susmita Sur-Kolay
P. R. Suresh
Dennis Sylvester
Yutaka Tamiya
Siddhartha Vilas Tambah
Seema Tammangoudar
Tat K. Tan
Masakazu Tanaka
Shashidhar Tantry
Rajesh Amratlal Thakker
Sunil Thamran
# Conference History

<table>
<thead>
<tr>
<th>Meeting Sequence</th>
<th>Place</th>
<th>Dates</th>
<th>Number of Papers</th>
<th>Number of Posters</th>
<th>Number of Tutorials</th>
<th>Proceeding Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>First</td>
<td>Madras, India</td>
<td>Dec. 26-28, 1985</td>
<td>29</td>
<td>0</td>
<td>1</td>
<td>193</td>
</tr>
<tr>
<td>Second</td>
<td>Bangalore, India</td>
<td>Dec. 15-18, 1988</td>
<td>26</td>
<td>21</td>
<td>4</td>
<td>496</td>
</tr>
<tr>
<td>Third</td>
<td>Bangalore, India</td>
<td>Jan. 6-9, 1990</td>
<td>30</td>
<td>22</td>
<td>4</td>
<td>390</td>
</tr>
<tr>
<td>Fourth</td>
<td>New Delhi, India</td>
<td>Jan. 4-8, 1991</td>
<td>45</td>
<td>16</td>
<td>9</td>
<td>315</td>
</tr>
<tr>
<td>Fifth</td>
<td>Bangalore, India</td>
<td>Jan. 4-7, 1992</td>
<td>57</td>
<td>24</td>
<td>4</td>
<td>378</td>
</tr>
<tr>
<td>Sixth</td>
<td>Bombay, India</td>
<td>Jan. 3-6, 1993</td>
<td>70</td>
<td>9</td>
<td>6</td>
<td>371</td>
</tr>
<tr>
<td>Seventh</td>
<td>Calcutta, India</td>
<td>Jan. 5-8, 1994</td>
<td>87</td>
<td>0</td>
<td>6</td>
<td>448</td>
</tr>
<tr>
<td>Eighth</td>
<td>New Delhi, India</td>
<td>Jan. 4-7, 1995</td>
<td>77</td>
<td>6</td>
<td>6</td>
<td>456</td>
</tr>
<tr>
<td>Ninth</td>
<td>Bangalore, India</td>
<td>Jan. 3-6, 1996</td>
<td>75</td>
<td>16</td>
<td>6</td>
<td>480</td>
</tr>
<tr>
<td>Tenth</td>
<td>Hyderabad, India</td>
<td>Jan. 4-7, 1997</td>
<td>84</td>
<td>18</td>
<td>6</td>
<td>608</td>
</tr>
<tr>
<td>Eleventh</td>
<td>Chennai, India</td>
<td>Jan. 4-7, 1998</td>
<td>98</td>
<td>0</td>
<td>6</td>
<td>624</td>
</tr>
<tr>
<td>Twelfth</td>
<td>Goa, India</td>
<td>Jan. 7-10, 1999</td>
<td>103</td>
<td>0</td>
<td>6</td>
<td>682</td>
</tr>
<tr>
<td>Thirteenth</td>
<td>Calcutta, India</td>
<td>Jan. 3-7, 2000</td>
<td>93</td>
<td>0</td>
<td>6</td>
<td>590</td>
</tr>
<tr>
<td>Fourteenth</td>
<td>Bangalore, India</td>
<td>Jan. 3-7, 2001</td>
<td>77</td>
<td>0</td>
<td>9</td>
<td>592</td>
</tr>
<tr>
<td>Fifteenth</td>
<td>Bangalore, India</td>
<td>Jan. 7-11, 2002</td>
<td>109</td>
<td>0</td>
<td>8</td>
<td>834</td>
</tr>
</tbody>
</table>