



ASP-DAC/VLSI Design 2002

7th Asia and South Pacific Design Automation Conference and 15th International Conference on VLSI Design

Click on the text below to go to:

[Cover Page](#)

[Author Index](#)

[Front Matter](#)

[Table of Contents](#)

[Session Index](#)

IEEE Catalog Number:

PE01299 ACM Order # 477022

ISBN: 0-7695-1299-2

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. © 2001 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.



CD-ROM produced by ACM SIGDA CD-ROM Project.

For technical support, contact KP Publications on CD-ROM

+1-650-325-0848 (phone)

+1-650-325-1106 (fax)

kathy@kppubs.com

ASP-DAC/VLSI DESIGN 2002

7th ASIA AND SOUTH PACIFIC
DESIGN AUTOMATION CONFERENCE AND
15th INTERNATIONAL CONFERENCE ON VLSI DESIGN

Bangalore, India
7–11 January 2002

Sponsored by



VLSI SOCIETY OF INDIA (VSI)



MINISTRY OF INFORMATION TECHNOLOGY,
GOVERNMENT OF INDIA



ASSOCIATION FOR COMPUTING MACHINERY
SPECIAL INTEREST GROUP ON DESIGN AUTOMATION



IEEE CIRCUITS AND SYSTEMS SOCIETY



Proceedings

**7th Asia and South Pacific
Design Automation Conference
15th International
Conference on VLSI Design**

About the cover

A landmark of Bangalore, Vidhana Soudha, is an imposing building which houses the Secretariat, the State Legislature, and several other government offices of the State of Karnataka in India. Built in a Neo-Draavidian style of architecture, it is one of India's most magnificent post-independence buildings. The massive four-story structure, with towering columns, ornamental frescoes and carvings, has a total plinth area of over 500,000 square-feet. The Cabinet Room has a spectacular carved door made of pure sandalwood.



The papers in this Proceedings reflect the authors' opinions and are published as presented and without change. Their inclusion in this book does not necessarily constitute endorsement by the ASPDAC/VLSI Design Conference Committee.

Proceedings

7th Asia and South Pacific Design Automation Conference 15th International Conference on VLSI Design

7-11 January 2002

Bangalore, India

Sponsored by


VLSI Society of India (VSI)

Ministry of Information Technology, Government of India

In cooperation with

IEEE Circuits and Systems Society

ACM SIGDA



Los Alamitos, California

Washington

?

Brussels

?

Tokyo

Copyright © 2001 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number PR01441

ISBN 0-7695-1441-3

ISBN 0-7695-1443-X (microfiche)

Library of Congress Number to come

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 714 821 8380
Fax: + 1 714 821 4641
<http://computer.org/>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
<http://shop.ieee.org/store/>
customer-service@ieee.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Editorial production by Anne Jacobs

Cover art production by Alex Torres

Printed in the United States of America by The Printing House



ASP-DAC / VLSI Design 2002

Table of Contents

Message from the General Chair	xv
Message from the Program Chairs.....	xvii
VLSI Design and ASPDAC Conference Committee.....	xix
VLSI Design and ASPDAC Technical Program Committee.....	xxi
VLSI Design Steering Committee.....	xxiii
ASPDAC Steering Committee	xxiv
VLSI Design 2001 Conference Awards.....	xxvi
Reviewers	xxvii
Conference History.....	xxx

Keynote Talks

Consumer Digitization: Accelerating DSP Applications, Growing VLSI Design Challenges	3
<i>Biswadip Mitra</i>	
LSI Design in the 21st Century: Key Changes in Sub-1V Giga-Integration Era.....	5
<i>Kazuo Yano</i>	
Electronic Industry on Fire: How to Survive and Thrive	6
<i>Aart J. de Geus</i>	
Digital Watermarking.....	7
<i>Martin F.H. Schuurmans</i>	

Tutorials

Chair: R. A. Parekhji

T1: Functional Verification of System on Chips—Practices, Issues and Challenges	11
<i>S. K. Roy, S. Ramesh, S. Chakraborty, T. Nakata, and S. P. Rajan</i>	
T2: System-Level Design of Embedded Media Systems.....	14
<i>P. van der Wolf, W. Kruijzer, and J. van Eijndhoven</i>	
T3: Trends and Challenges in VLSI Technology Scaling towards 100nm	16
<i>S. Rusu, M. Sachdev, C. Svensson, and B. Nauta</i>	
T4: Mathematical Methods in VLSI.....	18
<i>M. V. Atre, P. S. Subramanian, and H. Narayanan</i>	
T5: Electronic Testing for SOC Designers	20
<i>V. D. Agrawal and M. L. Bushnell</i>	
T6: Specification, Modeling and Design Tools for System-on-Chip	21
<i>L. Lavagno, S. Dey, and R. Gupta</i>	
T7: MEMS: Technology, Design, CAD and Applications	24
<i>R. Lal, P. R. Apte, K. N. Bhat, G. Bose, S. Chandra, and D. K. Sharma</i>	

T8: Logic Design of Asynchronous Circuits.....	26
<i>J. Cortadella, A. Yakovlev, and J. Garside</i>	

Papers

Session 1A: Low Power I

Chair: Niraj Jha

Evaluating Run-Time Techniques for Leakage Power Reduction	31
<i>D. Duarte, Y.-F. Tsai, N. Vijaykrishnan, and M. J. Irwin</i>	
Topological Analysis for Leakage Prediction of Digital Circuits	39
<i>W. Jiang, V. Tiwari, E. de la Iglesia, and A. Sinha</i>	
Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment.....	45
<i>R. Kumar and C. P. Ravikumar</i>	
Estimation of Maximum Power-Up Current	51
<i>F. Li, L. He, and K. K. Saluja</i>	

Session 2A: Interconnects and Technology I

Chair: V. Visvanathan

Modeling of Multi-Layered Power Distribution Planes Including Via Effects Using Transmission Matrix Method.....	59
<i>J.-H. Kim, E. Matoglu, J. Choi, and M. Swaminathan</i>	
Dynamic Noise Analysis with Capacitive & Inductive Coupling.....	65
<i>S. H. Choi, B. C. Paul, and K. Roy</i>	
Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models ?	71
<i>M. Nagata, Y. Murasaka, Y. Nishimori, T. Morie, and A. Iwata</i>	
Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis.....	77
<i>K. Agarwal, Y. Cao, T. Sato, D. Sylvester, and C. Hu</i>	

Session 3A: Synthesis I

Chair: Yusuke Matsunaga

An Efficient Algorithm for Low Power Pass Transistor Logic Synthesis	87
<i>R. S. Shelar and S. S. Sapatnekar</i>	
Design of Asynchronous Controllers with Delay Insensitive Interface.....	93
<i>H. Saito, A. Kondratyev, and T. Nanya</i>	
Synthesis of High Performance Low Power Dynamic CMOS Circuits	99
<i>D. Samanta, N. Sinha, and A. Pal</i>	
Improvement of ASIC Design Processes	105
<i>V. Sahula, C. P. Ravikumar, and D. Nagchoudhuri</i>	

? Best Paper Award Candidate

Session 1B: Low Power II

Chair: A. Raghunathan

ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs.....	113
<i>H. Lekatsas and J. Henkel</i>	
Weight-Based Bus-Invert Coding for Low-Power Applications	121
<i>R.-B. Lin and C.-M. Tsai</i>	
Software-Only Bus Encoding Techniques for an Embedded System	126
<i>W.-C. Cheng, J.-L. Liang, and M. Pedram</i>	
Interconnect Energy Dissipation in High-Speed ULSI Circuits	132
<i>P. Heydari and M. Pedram</i>	

Session 2B: Interconnects and Technology II

Chair: Anil Gundurao

Embedded Tutorial: Modeling Parasitic Coupling Effects in Reliability Verification.....	141
<i>N. S. Nagaraj, P. Balsara, and C. Cantrell</i>	
Losses in Multilevel Crossover in VLSI Interconnects.....	142
<i>P. K. Datta, S. Sanyal, and D. Bhattacharya</i>	
Rational ABCD Modeling of High-Speed Interconnects.....	147
<i>Q. Xu and P. Mazumder</i>	

Session 3B: Synthesis II

Chair: Anshul Kumar

Prioritized Prime Implicant Patterns Puzzle for Novel Logic Synthesis and Optimization	155
<i>K.-H. Cheng and S.-W. Cheng</i>	
A New Synthesis of Symmetric Functions	160
<i>H. Rahaman, D. K. Das, and B. B. Bhattacharya</i>	
Logic Synthesis for AND–XOR–OR Type Sense-Amplifying PLA	166
<i>H. Yoshida, H. Yamaoka, M. Ikeda, and K. Asada</i>	
Register Transfer Operation Analysis during Data Path Verification.....	172
<i>D. Sarkar</i>	

Session 1C: Low Power III

Chair: Sujit Dey

A Real Delay Switching Activity Simulator Based on Petri Net Modeling	181
<i>A. K. Murugavel and N. Ranganathan</i>	
Switching Activity Estimation of Large Circuits using Multiple Bayesian Networks	187
<i>S. Bhanja and N. Ranganathan</i>	
Optimal Dual $-V_T$ Assignment for Low-Voltage Energy-Constrained CMOS Circuits.....	193
<i>D. Samanta and A. Pal</i>	
Minimizing Energy Consumption for High-Performance Processing.....	199
<i>E. F. Weglarz, K. K. Saluja, and M. H. Lipasti</i>	

Session 2C: Interconnects and Technology III

Chair: G. S. Visweswaran

PREDICTMOS MOSFET Model and its Application to Submicron CMOS Inverter Delay Analysis.....	207
<i>A. B. Bhattacharyya and S. Ulman</i>	
A Parallel and Accelerated Circuit Simulator with Precise Accuracy	213
<i>P. M. Lee, S. Ito, T. Hashimoto, J. Sato, T. Touma, and G. Yokomizo</i>	
Timing Yield Calculation Using an Impulse-Train Approach.....	219
<i>S. R. Naidu</i>	
Implant Dose Sensitivity of 0.1 μ m CMOS Inverter Delay	225
<i>H. C. Srinivasaiah and N. Bhat</i>	

Session 3C: Synthesis III

Chair: P. P. Chakrabarti

Exploring the Number of Register Windows in ASIP Synthesis	233
<i>V. P. Bhatt, M. Balakrishnan, and A. Kumar</i>	
Architecture Implementation Using the Machine Description Language LISA	239
<i>O. Schliebusch, A. Hoffmann, A. Nohl, G. Braun, and H. Meyr</i>	
A Framework for Design Space Exploration of Parameterized VLSI Systems	245
<i>G. Ascia, V. Catania, and M. Palesi</i>	
An Evolutionary Scheme for Cosynthesis of Real-Time Systems	251
<i>S. Chakraverty, C. P. Ravikumar, and D. R. Choudhuri</i>	

Panel

Entrepreneurship in VLSI: The Next Frontier	257
<i>Coordinator: M. Chandrasekaran</i>	
<i>Panelists: R. Mody, R. Pai, A. Shelat, and D. Sharma</i>	

Session 4A: Low Power IV

Chair: R. Gupta

Embedded Tutorial: Battery-Driven System Design: A New Frontier in Low Power Design.....	261
<i>K. Lahiri, A. Raghunathan, S. Dey, and D. Panigrahi</i>	
A Power Minimization Technique for Arithmetic Circuits by Cell Selection.....	268
<i>M. Muroyama, T. Ishihara, A. Hyodo, and H. Yasuura</i>	
Functional Partitioning for Low Power Distributed Systems of Systems-on-a-Chip.....	274
<i>Y. Fei and N. K. Jha</i>	
An Architectural Level Energy Reduction Technique For Deep-Submicron Cache Memories	282
<i>T. Ishihara and K. Asada</i>	

Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories	288
<i>V. Delaluz, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, A. Sivasubramaniam, and I. Kolcu</i>	

Session 5A: Interconnects and Technology IV

Chair: Nagaraj Subramanyam

Embedded Tutorial: Technological Innovations to Advance Scalability and Interconnects in Bulk and SOI	297
<i>S. Natarajan and A. Marshall</i>	
Transistor Flaring in Deep Submicron-Design Considerations	299
<i>V. Singhal, C. B. Keshav, K. G. Sumanth, and P. R. Suresh</i>	
A 3-D Minimum-Order Boundary Integral Equation Technique to Extract Frequency-Dependant Inductance and Resistance in ULSI.....	305
<i>S. Fang, Z. Wang, and X. Hong</i>	
Efficient Approximate Balanced Truncation of General Large-Scale RLC Systems via Krylov Methods	311
<i>Q. Su, V. Balakrishnan, and C.-K. Koh</i>	
Impact of Technology Scaling on Metastability Performance of CMOS Synchronizing Latches	317
<i>M. S. Baghini and M. P. Desai</i>	

Session 6A: Synthesis IV

Chair: P. van der Wolf

Embedded Tutorial: General Architectural Concepts for IP Core Re-Use	325
<i>P. Klapproth</i>	
Framework for Synthesis of Virtual Pipelines	326
<i>S. Dasasathyan, R. Radhakrishnan, and R. Vemuri</i>	
Automatic Model Refinement for Fast Architecture Exploration	332
<i>J. Peng, S. Abdi, and D. Gajski</i>	
Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors	338
<i>F. Barat, M. Jayapala, P. Op de Beeck, and G. Deconinck</i>	
Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs.....	345
<i>L. Shang and N. K. Jha</i>	

Session 4B: Analog Design

Chair: Makato Nagata

A Design of Analog C-Matrix Circuits Used for Signal/Data Processing	355
<i>T. Sugawara, Y. Miyanaga, and N. Yoshida</i>	
A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment.....	360
<i>D. Sahu</i>	

Automatic Synthesis of CMOS Operational Amplifiers: A Fuzzy Optimization Approach	366
<i>B. Sahu and A. K. Dutta</i>	

Electromigration Avoidance in Analog Circuits: Two Methodologies for Current-Driven Routing ?	372
<i>J. Lienig, G. Jerke, and T. Adler</i>	

Session 5B: Layout I

Chair: Narendra Shenoy

Buffered Routing Tree Construction under Buffer Placement Blockages	381
<i>W. Chen, M. Pedram, and P. Buch</i>	
Stairway Compaction using Corner Block List and Its Applications with Rectilinear Blocks.....	387
<i>Y. Ma, X. Hong, S. Dong, Y. Cai, C.-K. Cheng, and J. Gu</i>	
An Adaptive Interconnect-Length Driven Placer	393
<i>C.-M. Tsai, K.-T. Kuo, C.-H. Hong, and R.-B. Lin</i>	
Net Clustering Based Macrocell Placement	399
<i>S. Alupoaei and S. Katkoori</i>	

Session 6B: Synthesis and Verification

Chair: S. Ramesh

High-Level Synthesis with SIMD Units.....	407
<i>V. Raghunathan, A. Raghunathan, M. B. Srivastava, and M. D. Ercegovac</i>	
A Heuristic for Clock Selection in High-Level Synthesis	414
<i>J. Ramanujam, S. Deshpande, J. Hong, and M. Kandemir</i>	
Design for Verification at the Register Transfer Level	420
<i>I. Ghosh, K. Sekar, and V. Boppana</i>	
Application of Multi-Domain and Multi-Language Cosimulation to an Optical MEM Switch Design	426
<i>G. Nicolescu, S. Martinez, L. Kriaa, W. Youssef, S. Yoo, B. Charlot, and A. A. Jerraya</i>	

Session 4C: VLSI Architecture I

Chair: N. Ranganathan

VLSI Implementation of 2-D DWT/IDWT Cores Using 9/7-Tap Filter Banks Based on the Non-Expansive Symmetric Extension Scheme	435
<i>K. Seth and S. Srinivasan</i>	
An Efficient 3-Bit -Scan Multiplier without Overlapping Bits, and Its 64x64 Bit Implementation	441
<i>H. Yu and J. A. Abraham</i>	
Architecture and Design of a High Performance SRAM for SOC Design	447
<i>S. Singh, S. Azmi, N. Agarwal, P. Phani, and A. Rout</i>	
VLSI Architecture for a Flexible Motion Estimation with Parameters	452
<i>J. Choi, N. Togawa, M. Yanagisawa, and T. Ohtsuki</i>	
Automatic Modeling and Validation of Pipeline Specifications Driven by an Architecture Description Language	458
<i>P. Mishra, H. Tomiyama, A. Halambi, P. Grun, N. Dutt, and A. Nicolau</i>	

? Best Paper Award Candidate

Session 5C: Layout II

Chair: Susmita Sur-Kolay

Explicit Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts	467
<i>Y. Kubo, S. Nakatake, Y. Kajitani, and M. Kawakita</i>	
An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing	473
<i>J. Xu, X. Hong, T. Jing, Y.-C. Cai, and J. Gu</i>	
Simultaneous Circuit Transformation and Routing	479
<i>H. Yoshida, M. Sera, M. Kubo, and M. Fujita</i>	
Probabilistic Analysis of Rectilinear Steiner Trees	484
<i>C. Chen</i>	
Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement [?]	489
<i>S. Zhao, K. Roy, and C.-K. Koh</i>	

Session 6C: Test and Validation

Chair: S. P. Rajan

A Novel Method to Improve the Test Efficiency of VLSI Tests	499
<i>H. Cui, S. C. Seth, and S. K. Mehta</i>	
On Test Scheduling for Core-Based SOCs	505
<i>S. Koranne</i>	
Constraint Driven Pin Mapping for Concurrent SOC Testing	511
<i>Y. Huang, N. Mukherjee, C. -C. Tsai, O. Samman, Y. Zaidan, Y. Zhang, W.-T. Cheng, and S. M. Reddy</i>	
Identifying Redundant Wire Replacements for Synthesis and Verification	517
<i>K. Radecka and Z. Zilic</i>	
Property-Specific Testbench Generation for Guided Simulation	524
<i>A. Gupta, A. E. Casavant, P. Ashar, X. G. Liu, A. Mukaiyama, and K. Wakabayashi</i>	

Session 7A: VLSI Architecture II

Chair: Tohru Ishihara

A New Divide and Conquer Method for Achieving High Speed Division in Hardware	535
<i>K. N. M. Mohan, R. Krishnan, A. Kumar, and M. Balakrishnan</i>	
SWASAD: An ASIC Design for High Speed DNA Sequence Matching.....	541
<i>T. Han and S. Parameswaran</i>	
Systematic Address and Control Code Transformations for Performance Optimisation of a MPEG-4 Video Decoder	547
<i>M. Palkovic, M. Miranda, K. Denolf, P. Vos, and F. Catthoor</i>	
A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication	553
<i>D. Panigrahi, C. N. Taylor, and S. Dey</i>	

[?] Best Paper Award Candidate

Session 8A: Layout III

Chair: B. Bhattacharya

Efficient Macromodeling for On-Chip Interconnects.....	561
<i>Q. Xu and P. Mazumder</i>	
An Upper Bound for 3D Slicing Floorplans	567
<i>S. Salewski and E. Barke</i>	
System-Level Point-to-Point Communication Synthesis using Floorplanning Information	573
<i>J. Hu, Y. Deng, and R. Marculescu</i>	
Floorplan Evaluation with Timing-Driven Global Wireplanning, Pin Assignment and Buffer/Wire Sizing ?	580
<i>C. Albrecht, A. B. Kahng, I. Mandoiu, and A. Zelikovsky</i>	

Session 9A: Test I

Chair: Makoto Sugihara

Embedded Tutorial: Spectral Testing of Digital Circuits.....	591
<i>V. D. Agrawal</i>	
Multiple Faults: Modeling, Simulation and Test	592
<i>Y. C. Kim, V. D. Agrawal, and K. K. Saluja</i>	
Reformatting Test Patterns for Testing Embedded Core Based System Using Test Access Mechanism (TAM) Switch.....	598
<i>S. Basu, D. Mukhopadhyay, D. Roychoudhury, I. Sengupta, and S. Bhawmik</i>	
Improved Algorithms for Constructive Multi-Phase Test Point Insertion for Scan Based BIST.....	604
<i>N. Z. Basturkmen, S. M. Reddy, and J. Rajski</i>	

Session 7B: Embedded Systems I

Chair: P. Klaproth

Low Power Solution for Wireless Applications	615
<i>S. Ramanathan and R. Mandal</i>	
Address Code and Arithmetic Optimizations for Embedded Systems.....	619
<i>J. Ramanujam, S. Krishnamurthy, J. Hong, and M. Kandemir</i>	
Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications	625
<i>Y.-H. Park, J. Kook, and H.-J. Yoo</i>	
Strategies for Improving Data Locality in Embedded Applications.....	631
<i>N. E. Crosbie, M. Kandemir, I. Kolcu, J. Ramanujam, and A. Choudhary</i>	

Session 8B: Layout IV

Chair: Shigetoshi Nakatake

On Routing Demand and Congestion Estimation for FPGAs	639
<i>S. Balachandran, P. Kannan, and D. Bhatia</i>	

? Best Paper Award Candidate

Layout-Driven Timing Optimization by Generalized De Morgan Transform.....	647
<i>S. Chakraborty and R. Murgai</i>	

Reducing Library Development Cycle Time through an Optimum Layout Create Flow	655
<i>R. Mandal, D. Goswami, and A. Dash</i>	

A Unified Method to Handle Different Kinds of Placement Constraints in Floorplan Design	661
<i>E. F. Y. Young, C. C. N. Chu, and M. L. Ho</i>	

Session 9B: Test II

Chair: Ashok Balivada

Degree-of-Freedom Analysis for Sequential Machines Targeting BIST Quality and Gate Area	671
<i>S. Roy, B. K. Sikdar, M. Mukherjee, and D. K. Das</i>	

A Partitioning and Storage Based Built-In Test Pattern Generation Method for Scan Circuits	677
<i>I. Pomeranz and S. M. Reddy</i>	

Optimization of Test Accesses with a Combined BIST and External Test Scheme	683
<i>M. Sugihara and H. Yasuura</i>	

Design of an On-Chip Test Pattern Generator without Prohibited Pattern Set (PPS) ?	689
<i>N. Ganguly, B. K. Sikdar, and P. P. Chaudhuri</i>	

Session 7C: Embedded Systems II

Chair: Hiroyuki Tomiyama

Mode Selection and Mode-Dependency Modeling for Power-Aware Embedded Systems ?	697
<i>D. Li, P. H. Chou, and N. Bagherzadeh</i>	

Using Randomized Rounding to Satisfy Timing Constraints of Real-Time Preemptive Tasks.....	705
<i>A. Datta, S. Choudhury, and A. Basu</i>	

Input Space Adaptive Embedded Software Synthesis	711
<i>W. Wang, A. Raghunathan, G. Lakshminarayana, and N. K. Jha</i>	

Static and Dynamic Variable Voltage Scheduling Algorithms for Real-Time Heterogeneous Distributed Embedded Systems	719
<i>J. Luo and N. Jha</i>	

Session 8C: Verification II

Chair: Hiroto Yasuura

Improved SAT-Based Bounded Reachability Analysis.....	729
<i>M. K. Ganai and A. Aziz</i>	

Open Computation Tree Logic for Formal Verification of Modules	735
<i>P. Dasgupta, A. Chakrabarti, and P. P. Chakrabarti</i>	

RTL-Datapath Verification using Integer Linear Programming	741
<i>R. Brinkmann and R. Drechsler</i>	

? Best Paper Award Candidate

Verification of an Industrial CC-NUMA Server.....	747
<i>R. Mukherjee, Y. Nakayama, and T. Mima</i>	

Session 9C: Test III

Chair: Mike Bushnell

Evaluation of Statistical Outlier Rejection Methods for I _{DDQ} Limit Setting	755
<i>S. Sabade and H. Walker</i>	
Divide-and-Conquer IDDQ Testing for Core-Based System Chips ?	761
<i>C. P. Ravikumar and R. Kumar</i>	
Path Delay Fault Test Generation for Standard Scan Designs Using State Tuples	767
<i>Y. Shao, I. Pomeranz, and S. M. Reddy</i>	
Test Solution for OTA Based Analog Circuits.....	773
<i>B. N. Ray, P. P. Chaudhuri, and P. K. Nandi</i>	

Special Session: “Hot Chips from India”

Chair: S. Karthik

Challenges in the Design of a Scalable Data-Acquisition and Processing System-on-Silicon	781
<i>K. Shankaranarayana, S. Sarkar, R. Venkatraman, S. S. Jagini, N. Venkatesh, J. C. Rao, H. Udayakumar, M. Sambandam, K. P. Sheshadri, S. Talapatra, P. Mhatre, J. Abraham, and R. Parekhji</i>	
Development of ASIC Chip-Set for High-End Network Processing Application—A Case Study	789
<i>S. Patel</i>	
IEEE 1394a_2000 Physical Layer ASIC	795
<i>R. Yashwante and B. Jahagirdar</i>	
Definition, Design & Development of the IXE2424 Network Switch/Router ASIC	801
<i>T. Datta and C. S. Muralidharan</i>	
VLSI Design 2003 Call for Papers	803
ASP-DAC 2003 Call for Papers.....	804
VDAT 2002 Call for Papers.....	806
Author Index.....	807

? *Best Paper Award Candidate*

Message from the General Chair



Sunil D. Sherlekar

Welcome to the joint event—The Fifteenth International Conference on VLSI Design and the Seventh Asia and South Pacific Design Automation Conference (ASPDAC). Both these conferences have individually matured into prestigious meetings that VLSI professionals look forward to attending year after year. For the first time, these meetings are being held jointly in order to bring together a larger cross-section of VLSI Design and EDA professionals. We have a five-day program packed with many exciting events ahead of us. I invite you to take full advantage of this unique opportunity to meet people, learn and explore business opportunities.

Allow me to offer you a quick overview of this joint conference. The first two days will feature eight high-quality tutorials that cover all aspects of VLSI. In the next three days, we have keynote speeches, technical paper presentations, embedded tutorials and panel discussions. It is our privilege to have four distinguished keynote speakers this year: Dr. Biswadip (Bobby) Mitra of Texas Instruments from India, Dr. Kazuo Yano of Hitachi from Japan, Dr. Martin Schuurmans of Philips from The Netherlands and Dr. Aart de Geus of Synopsys from U.S.A. The technical program of the conference will feature five embedded tutorials and 109 technical paper presentations. In addition, a special session on “Hot Chips from India” is being organized.

To share the practical experience of chip design, a design contest was organized with the conference, with prizes being awarded to the most innovative designs. This year, 24 designs were submitted for the design contest.

The conference is accompanied by an exhibition featuring a large number of leading VLSI companies from all over the world demonstrating their latest products.

It is my pleasure to acknowledge the effort of the joint conference committee in putting this event together. I thank the Program Co-chairs, Srimat Chakradhar, Takashi Nanya and C.P. Ravikumar, for their excellent work in compiling a high-quality technical program. The technical program is a true reflection of the state-of-the-art in VLSI Design and Electronic Design Automation. My thanks are due to the Tutorials Chair, Rubin Parekhji, for putting together an excellent program of eight full-day tutorials. I would like to thank the Design Contest Co-chairs, Soumitra Nandy and Kazutoshi Kobayashi for the successful design contest. Thanks are due to Srimat Chakradhar for playing the additional role of Publications Chair. He has also maintained the conference website and worked closely with the staff of the IEEE Computer Society Press and ACM SIGDA to bring out the proceedings. The proceedings of this joint conference are

published by the IEEE CS Press in paper form and by ACM SIGDA on CD-ROM. I thank Anne Jacobs of IEEE and Kathy Preas of ACM SIGDA for their cooperation and support.

Obviously, no conference can be organized without money and the support of various companies and organizations goes a long way to minimize the burden of registration fees on the delegates. I am grateful to M. Chandrasekaran, our Exhibits & Sponsorship Chair, for putting together an impressive exhibition and obtaining sponsorship support.

Infrastructure: when good, it is invisible! I thank the Organizing Committee Chair, R. Shankar and his team for making excellent arrangements and ensuring smooth execution of the event. In this task, he was ably assisted by Kenneth Menzies, John Jacob and their team from Adverto and our Audio-Visual Chair, T.V. Varadarajan.

The Publicity Co-chairs, Anand Sudarshan and Samir Kumar have done a creditable job of publicizing the event. I thank Ashok Murugavel for coordinating the foreign registration.

Every event needs someone to take care of last-minute problems and servicing requests from individual delegates. This job was handled remarkably well by our dedicated team of volunteers; my heartfelt thanks to them.

VLSI Design/ASPDAC 2002 is sponsored by the VLSI Society of India, the Ministry of Information Technology (Government of India), the IEEE Circuits & Systems Society and ACM SIGDA. Nikil Dutt, Ellen Yoffa, and A. Prabhakar have played key roles as Liaisons for ACM, IEEE and VLSI Society of India, respectively. The help and encouragement received from G.H. Sarma, Secretary, VLSI Society of India is gratefully acknowledged.

The fellowships program has allowed a number of faculty and students from Indian academic institutions to participate in the conference. In addition, the travel grants from IEEE CAS have permitted a number of researchers from foreign countries to participate in the meeting. I thank the Fellowship Co-chairs, K.S. Gurumurthy and Navakant Bhat for handling the fellowships and the IEEE CAS travel grants.


The ASPDAC Steering Committee Chair, Tatsuo Ohtsuki, and the VLSI Design Conference Steering Committee Chair, Vishwani Agrawal, have offered invaluable help, guidance, moral support and inspiration at all stages.

Finally, I would like to thank the authors who submitted their work to the conference, the tutorial speakers, members of the technical program committee, paper reviewers, members of the local organization committee, exhibitors, panelists and delegates who have all played their important roles in making this event a success.

On behalf of the conference committee, I once again extend you a warm welcome to VLSI Design/ASPDAC 2002. I hope you will benefit from the technical sessions, the exhibits and the informal interactions. I also hope that you will enjoy your stay in Bangalore—variously described as the garden city of India, the air-conditioned city of India and the Silicon Valley of India—and visit places in and around Bangalore of interest to lovers of nature, history, art, architecture and technology.

Sunil D. Sherlekar

Message from the Program Chairs



**Srimat
Chakradhar**

Takashi Nanya

C.P. Ravikumar

On behalf of the organizing committee of **VLSI Design-ASPDAC 2002**, it is our pleasure to welcome you to this mega-event. For the first time, the International Conference on VLSI Design is being held jointly with the Asia South Pacific Design Automation Conference. Today, the VLSI Design conference celebrates its 15th birthday while ASPDAC celebrates its 7th birthday. It has been our unique privilege to be associated with this event in the capacity of technical program co-chairs.

Preparations towards the conference technical program started almost a year ago. Continuing the tradition set up last year, we used an Internet-based submission and review process. Each paper was assigned 5 to 8 reviewers in relevant areas. Each paper was also assigned a review manager, who was a member of the technical program committee. We obtained 1123 reviews from 384 reviewers -- about 5 reviews per paper on an average. The program committees met separately in India, USA, and Japan, and converged on a final program.

The final program of the joint conference represents a slice of cutting-edge R&D in VLSI. It includes 4 Keynote addresses, 8 full-day tutorials, 113 technical paper presentations, and 1 panel discussion. We are proud to have Aart De Geus (Synopsys, USA), Bobby Mitra (TI India), Kazuo Yano (Hitachi, Japan), and Martin Schuurmans (Philips, Netherlands) as our distinguished Keynote speakers. We received 22 excellent tutorial proposals, of which we were able to accommodate 8 full-day tutorials. We received a record submission of 269 high-quality technical papers from over 10 different countries this year: India (95), USA (74), China (29), Japan (24), Germany (12), Korea (8), Taiwan (6), The Netherlands (4), Singapore (3), Belgium (3), France (2), Sweden (2), Hong Kong (2), Australia (2), Ireland (1), Italy (1), and Russia (1). Due to space and time limitations, we were only able to include 113 of these submissions in the final program. These papers are organized into

- 4 sessions each on Low Power Design, Synthesis, Testing, Layout, and Interconnects & Technology
- 2 sessions on Embedded Systems, Verification, and VLSI Architecture
- 1 session on Analog Design, and
- 1 special session on "Hot Chips from India"

We hope you will enjoy this technical program as much as we have enjoyed putting it together. We thank all the authors who submitted their work to the conference. We thank all the reviewers

for their timely reviews. The final program is a reflection of the combined opinion of members of the program committee and independent peer reviews. Special thanks to the program committee for a job well done. We thank Rubin Parekhji who put together an excellent Tutorial program, and all the tutorial speakers for their contribution. We thank S. Karthik for organizing the special session. We express our sincere gratitude to the staff at Texas Instruments, India, and Prof. Mike Bushnell and his team at Rutgers University for their invaluable help in hosting the PC meetings. This year, we were fortunate to tap into the expertise of Vishwani Agrawal, Sunil Sherlekar, and Mahesh Mehendale who willingly offered quality help at all times.

We extend you a warm welcome, and invite you to enjoy the proceedings of VLSI Design-ASPDAC 2002.

Srimat Chakradhar

Takashi Nanya

C.P. Ravikumar

VLSI Design and ASPDAC Conference Committee

ASP-DAC Steering Committee Chair

Tatsuo Ohtsuki
Waseda University, Japan




VLSI Design Conference Steering Committee Chair

Vishwani D. Agrawal
Agere Systems, USA

General Chair

Sunil D. Sherlekar
Sasken Communication Technologies Ltd, India



Program Chair

Srimat T. Chakradhar
NEC, Princeton, USA



Program Chair

C. P. Ravikumar
Texas Instruments (India) Ltd.



Program Chair

Takashi Nanya
University of Tokyo, Japan



Tutorial Chair

Rubin A. Parekhji
Texas Instruments (India) Ltd.



Design Contest Chair

Kazutoshi Kobayashi
Kyoto University, Japan



Exhibits Chair

M. Chandrashekaran
Sasken Communication Technologies Ltd., India



Design Contest Chair

S. K. Nandy
Indian Institute of Science, India

Organizing Chair

R. Shankar
Sasken Communication
Technologies Ltd., India

**Publication Chair**

Srimat T. Chakradhar
NEC, Princeton, USA

Finance Chair

Rakesh Agarwal
Sasken Communication
Technologies Ltd., India

**Fellowship Chair**

Navakanta Bhat
Indian Institute of
Science, Bangalore,
India

**Publicity Chair**

Anand Sudarshan
Planetasia, India

Publicity Chair

Samir Kumar
Planetasia, India

Audio-Visual Chair

RTN. T.V. Varadarajan
Lakshmi Audiovisuals Inc.,
India

**ACM Liaison**

Nikil Dutt
University of California at
Irvine, USA

**IEEE Liaison**

Ellen Yoffa
IBM Corporation, USA

VSI Liaison

A. Prabhakar
Datanet Corporation,
India

VLSI Design and ASPDAC Technical Program Committee

Jacob Abraham, University of Texas, Austin, TX, USA
Vishwani Agrawal, Agere Systems, Murray Hill, NJ, USA
M. Balakrishnan, Indian Institute of Technology, New Delhi, India
Ashok Balivada, National Semiconductor, Bangalore, India
Navakanta Bhat, Indian Institute of Science, Bangalore, India
Dinesh Bhatia, University of Texas at Dallas, Richardson, TX, USA
Bhargab Bhattacharya, University of Nebraska-Lincoln, NE, USA
Michael Bushnell, CAIP Center, Rutgers University, Piscataway, NJ, USA
Partha Chakrabarti, Indian Institute of Technology, Kharagpur, India
Srimat Chakradhar, NEC, Princeton, NJ, USA
Santanu Chattopadhyay, Indian Institute of Technology, Guwahati, India
Hiroshi Date, ABEL Systems Inc., Nishikyo-ku Kyoto, Japan
Madhav Desai, Indian Institute of Technology, Mumbai, India
Rolf Ernst, TU Braunschweig, Braunschweig, Germany
Masahiro Fujita, University of Tokyo, Tokyo, Japan
Daniel Gajski, University of California, Irvine, CA, USA
Anil Gundurao, Cypress Semiconductor, Bangalore, India
Tomoo Inoue, Hiroshima City University, Hiroshima, Japan
Tadatoshi Ishii, InterDesign Technologies, Inc., Tokyo, Japan
Nagisa Ishiura, Osaka University, Yamadaoka Suita, Japan
Alok Jain, Cadence Design Systems, Noida, India
A.A. Jerraya, TIMA, Grenoble, France
Niraj Jha, Princeton University, Princeton, NJ, USA
Rajiv Joshi, IBM T. J. Watson Research Center, Yorktown Heights, NY, USA
Seiji Kajihara, Kyushu Institute of Technology, Iizuka, Japan
Tetsushi Koide, Hiroshima University, Higashi-Hiroshima, Japan
Anshul Kumar, Indian Institute of Technology, New Delhi, India
Tadahiro Kuroda, Keio University, Yokohoma, Japan
Ujjwal Maulik, Kalyani Govt. Engg., Nadia Kalyani, India
Yinghua Min, ICT, Beijing, China
Durga Misra, New Jersey Institute of Technology, Newark, NJ, USA
Hiroshi Nakamura, University of Tokyo, Tokyo, Japan
Soumitra Nandy, Indian Institute of Science, Bangalore, India
Nandakumar Narayananamangalam, Agere Systems, Bangalore, India
Takashi Nanya, University of Tokyo, Japan
Kimihiro Ogawa, Sony, Fukuoka, Japan

Rubin Parekhji, Texas Instruments (India) Ltd., Bangalore, India
Massoud Pedram, University of Southern California, Los Angeles, CA, USA
Irith Pomeranz, Purdue University, West Lafayette, IN, USA
Mukul Prasad, Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA
Janusz Rajska, Mentor Graphics Corporation, Wilsonville, OR, USA
S. Ramesh, Indian Institute of Technology, Mumbai, India
N. Ranganathan, University of South Florida, Tampa, FL, USA
C.P. Ravikumar, Texas Instruments (India) Ltd., Bangalore, India
Sudhakar Reddy, University of Iowa, Iowa City, IA, USA
Kaushik Roy, Purdue University, West Lafayette, IN, USA
Margaret Sadowska, University of California, Santa Barbara, CA, USA
Kewal Saluja, University of Wisconsin, Madison, WI, USA
Karthik Sankaran, Analog Devices, Bangalore, India
Sachin Sapatnekar, University of Minnesota, Minneapolis, MN, USA
Hiroshi Sawada, NTT Communication Science Laboratories, Soraku-gun, Japan
Sharad Seth, University of Nebraska-Lincoln, NE, USA
Narendra Shenoy, Synopsys India, Bangalore, India
S. Srinivasan, Indian Institute of Technology, Chennai, India
P. Subramanian, Sasken Communication Technologies, Bangalore, India
Susmita Sur-Kolay, Indian Statistical Institute, Kolkata, India
P.R. Suresh, Texas Instruments (India) Ltd., Bangalore, India
Dennis Sylvester, University of Michigan, Ann Arbor, MI, USA
Hiroaki Takada, Toyohashi University of Technology, Toyohashi, Japan
Yoshinori Takeuchi, Osaka University, Osaka, Japan
Hiroyuki Tomiyama, ISIT, Fukuoka, Japan
Ranga Vemuri, University of Cincinnati, Cincinnati, OH, USA
V. Visvanathan, Texas Instruments (India) Ltd., Bangalore, India
G. Visweswaran, Indian Institute of Technology, New Delhi, India
Tomohiro Yoneda, Tokyo Institute of Technology, Tokyo, Japan

VLSI Design Steering Committee

Vishwani D. Agrawal (Chair)

Agere Systems, USA

va@agere.com

Anand Bariya

abariya@yahoo.com

Bhargab B. Bhattacharya

Indian Statistical Institute, Calcutta, India

bhargab@isical.ac.in

Debashis Bhattacharya

Zenasis Technologies Inc., USA

bhattach@zenasis.com

Srimat T. Chakradhar

NEC, USA

chak@ccrl.nj.nec.com

Asoke K. Laha

Interra, India

asoke@interra.com

Yashwant K. Malaiya

Colorado State University, USA

malaiya@cs.colostate.edu

Biswadip (Bobby) Mitra

Texas Instruments, India

bmitra@ti.com

P. Pal Chaudhuri

Bengal Engineering College, India

ppc@becs.ernet.in

Lalit. M. Patnaik

Indian Institute of Science, India

lalit@micro.iisc.ernet.in

Uday P. Phadke

Ministry of Information Technology, India

phadke@mit.gov.in

A. Prabhakar

Datanet Corporation, India

datanetc@giasbg01.vsnl.net.in

N. Ranganathan

University of South Florida, USA

ranganat@csee.usf.edu

G. H. Sarma

United Telecoms Ltd., India

sarma@utlindia.com

Naveed Sherwani

Intel, USA

naveed.sherwani@intel.com

N. Venkateswaran

warf@vsnl.net

ASPDAC Steering Committee

Chair

Tatsuo Ohtsuki
Waseda University

Vice Chair

Fumiyasu Hirose
Cadence Design Systems, Japan

Secretary

Tsuneo Nakata
Fujitsu Laboratories Ltd.

ASP-DAC 2000 General Chair

Kenji Yoshida
Semiconductor Technology Academic
Research Center (STARC)

ASP-DAC 2001 General Chair

Satoshi Goto
NEC Corporation

ACM SIGDA Representative

Nikil Dutt
University of California at Irvine

eD&S Fair Chair

Yoshimune Hagiwara
Hitachi Limited

IEEE CAS Representative

Ellen J. Yoffa
IBM Corporation

IEICE TGCAS Chair

Hisakazu Kikuchi
Niigata University

DAC Representative

Jan M. Rabaey
University of California at Berkeley

IEICE TGVLDS Chair

Hidetoshi Onodera
Kyoto University

DATE Representative

Peter Marwedel
University of Dortmund

IEICE TGICD Chair

Nori Kitagawa
Texas Instruments, Japan

EIAJ EDA TC Representative

Yoshifumi Okamoto
Matsushita Electric Industrial Co., Ltd.

IPSJ SIGSLDM Chair

Hirofumi Hamamura
Fujitsu Limited

STARC Representative

Tokinori Kozawa
Semiconductor Technology Academic
Research Center (STARC)

JIEP Representative

Masao Yanagisawa
Waseda University

International Members

Richard M M Chen, City University of Hong Kong
Graham R. Hellestrand, VaST Systems Technology Corporation
Xian-Long Hong, Tsinghua University, Beijing
Chong-Min Kyung, Korea Advanced Institute of Science and Technology
Hon-Wai Leong, National University of Singapore
Youn-Long Steve Lin, Tsing Hua University, Hsin-Chu
Sunil D. Sherlekar, Silicon Automation Systems (INDIA) PVT. LTD.
David Skellern, Macquarie University
Alexander Stempkovsky, Russian Academy of Sciences
Qianling Zhang, Fudan University

VLSI Design 2001 Conference Awards

Arun Kumar Choudhury Best Paper Award

Estimating Crosstalk from VLSI Layouts

C.P. Ravikumar and V. Shankar Subramanian

Best Student Paper Award

Combinational Test Generation for Acyclic Sequential Circuits Using a Balanced ATPG Model

Yong Chang Kim, Vishwani D. Agrawal, and Kewal K. Saluja

Honorary Mention Award

Observability Register Architecture for Efficient Production Test and Debug of VLSI Circuits

Dilip Bhavsar and Rishan Tan

Reviewers

Jacob A. Abraham	Indrajit Chakrabarti	Rolf Ernst
Jais Abraham	Supratik Chakraborty	Shuzhou Fang
Thorsten Adler	Partha Pratim Chakrabarti	Pawan Kumar Fangaria
Alpana Agarwal	Shampa Chakraverty	Natalia V. Fargasch
Vishwani D. Agrawal	Veena S. Chakravarthi	Yunsi Fei
Amir H. Ajami	Srinivasa B. S. Chakravarthy	Ambar A. Gadkari
Stelian Alupoaie	Arun N. Chandorkar	Malay K. Ganai
Hideharu Amano	Suthikshn Kumar	Niloy Ganguly
Guido S. Araujo	Channarayapatna	Om Prakash Gangwal
N. V. Arvind	Santanu Chattopadhyay	Anup Gangwar
Hideki Asai	Chunhong Chen	Mayank Garg
Young-Don Bae	De-Sheng Chen	Andreas Gerstlauer
Debabrata Bagchi	Ming Chih Chen	Kanad Ghose
Maryam Shojaei Baghini	Pinhong Chen	Indradeep Ghosh
V. Balasubramanian	Wei Chen	Abhijit Giri
G. D. Balachandar	Sao Jie Chen	Sneha Swamiraj Gotur
Shankar Balachandran	Yirng-An Chen	Mariagrazia Graziano
M. Balakrishnan	Chung-Kuan Cheng	Bryan J. Gran
Ashok Balivada	Shun-Wen Cheng	Wolfgang Guenther
Rajeshwari Banakar	Wei-Chung Cheng	Anil K. Gundurao
Mallikarjun Yallappa	Wu-tung Cheng	Aarti Gupta
Sanghamitra Bandyopadhyay	Jong-Sheng Cherng	Sumit Gupta
Prith Banerjee	Lin Chi-ho	Vivek Gupta
Francisco Barat	Ji Young Choi	Sanjay Gundurao Gurlahosur
Anupam Basu	Seung Hoon Choi	Prema Virupaxappa Hallikeri
Subhayu Basu	Pai H. Chou	Tae Hee Han
Nadir Z. Basturkmen	Luis Alejandro Cortes	Suman Rudraiah
Juergen Becker	Hailong Cui	Reiner W. Hartenstein
Navakanta Bhat	Sabyasachi Das	Yong Hei Hei
Sanjukta Bhanja	Sandip Das	Joerg Henkel
J. Bhasker	Debesh Kumar Das	Payam Heydari
Shrinivas Subramanya Bhat	Srinivasan Dasasathyan	Shouzou Hirano
Dinesh Bhatia	Pallab Dasgupta	Xianlong Hong
Amalendu B. Bhattacharyya	Parthasarathi Dasgupta	Wenting Hou
Bhargab B. Bhattacharya	Hiroshi Date	Ming-Fu Hsiao
Sambuddha Bhattacharya	Prabir Kumar Datta	Jingcao Hu
Abhishek Bisaria	Jatindra Kumar Deka	Masahiro Iida
Raik Brinkmann	Madhav P. Desai	Leandro Soares Indrusiak
Michael L. Bushnell	Sheqin Dong	Tomoo Inoue
Wei Cao	Rolf Drechsler	Mary Jane Irwin
Luca P. Carloni	David E. Duarte	Tohru Ishihara
Hongliang Chang	Basant Kumar Dwivedi	Tadatoshi Ishii

Ken-ichiro Ishikawa	Tadahiro Kuroda	K. V. V. Murthy
Alok Jain	Marcello Lajolo	Prashant Murthy
Kamal K. Jain	R Lal	Ashok K Murugavel
Manoj Kumar Jain	Luciano Lavagno	Rajiv M Nadig
C. A. Jalaludeen	Sung-Won Lee	Anantha Nag
Murali Jayapala	Peter Maurice Lee	Makoto Nagata
Goeran Jerke	Tang Lei	Nemmani Anantha
Ahmed Jerraya	Haris Lekatsas	Srinath Robin Naidu
Niraj K. Jha	Dexin Li	Hiroshi Nakamura
Kyoung-Son Jhang	Fei Li	Sukumar Nandi
Alex K. Jones	M. S. Zhuoyuan Li	S. C. Nandy
Hemant Joshi	Zhaolin Li	Tapas Nandy
Chandra Prakash Joshi	Jens Lienig	Takashi Nanya
Rajiv Vasant Joshi	Chieh Lin	Sanjiv Narayan
Seiji Kajihara	Zhenghui Lin	N. G. Narayananamangalam
Nitin Kakkar	Chang Tzu Lin	Venkatesh Natarajan
Apurva Kalia	Jian Liu	Gabriela Nicolescu
Shivanand Shradhanand Kalgi	Yi Liu	A. K. Nieuwland
V. Kamakoti	Taotao Lu	Saeid Nooshabadi
Byung-tae Kang	Jiajun Luo	Pieter Op de Beeck
M. T. Kandemir	Jiong Luo	Yunheung Paek
Parivallal Kannan	Karthikeyan Madathil	Suman Pai
Srinivas Katkoori	Torsten Mahnke	Ajit Pal
Mikael Kerttu	S. S. Mahant Shetti	Rajat Kumar Pal
Kamran Nabi Khan	Chitta Mandal	Satrajit Pal
Uday P. Khedker	Ion Mandoiu	Maurizio Palesi
Joong-Ho Kim	Joao Marques-Silva	Martin Palkovic
Ho Young Kim	Radu Marculescu	Debashis Panigrahi
Seok Yoon Kim	Sergio Martinez	Rubin A. Parekhji
Yong C. Kim	Ujjwal Maulik	In-Cheol Park
Kazutoshi Kobayashi	Baquer Mazhari	Yong-Ha Park
Shinsuke Kobayashi	Yinghua Min	Sanjeev I. Patel
Cheng-Kok Koh	Toshiaki Miyazaki	Priyadarsan Patra
Tetsushi Koide	Durga Misra	Bipul C. Paul
Alex Kondratyev	P. Mishra	T. Praveen Pavithran
Sandeep Koranne	K. N. Murali Mohan	Massoud Pedram
Murthi Krishna	Nihar Ranjan Mohapatra	Rajesh Y. Pendurkar
Rohini Krishnan	Jayram Nageswaran	Sakthivel Periyasamy
Anshul Kumar	Ali Reza Mortazavi	Penaka Phani
Puneeth Kumar	Nilanjan Mukherjee	Ilia Polian
Rahul Kumar	Monalisa Mukherjee	Irith Pomeranz
D. V. J. Ravi Kumar	Barjeestahseen Mulla	A. V. S. S. Prasad
Shashi Kumar	Brian J. Mulvaney	Mukul Ranjan Prasad
Vimal B Kumar	Rajeev Murgai	Katarzyna Radecka
Vishnu Arun Kumar	Masanori Muroyama	Rajesh Radhakrishnan

Sunil K. P. Rafeequ	Aditya Sathe	C. P. Tiwari
Raghuraman R.	Sathiamoorthy S.	Nozomu Togawa
Vijay Raghunathan	Hiroshi Sawada	Hiroyuki Tomiyama
Hafizur Rahaman	Praveen K. Saxena	Chi-Ming Tsai
Rajesh Raina	Kavish Seth	Hiroyuki Tsujikawa
Sachin Rai	Sharad C. Seth	Chi Ying Tsui
K. A. Rajarathinam	Ramesh S. Sethu	Shuji Tsukiyama
S. S. Rajput	Li Shang	H. Udayakumar
Ramnarayanan M.	Wei Shaojun	S. Vaideeswaran
Suresh Raman	K. C. Shashidhar	Keith Stephen Vallerio
S. Ramachandran	Rupesh S. Shelar	Pradeep Varma
Sornavalli Ramanathan	Narendra V. Shenoy	Srihari V. Varada
S. Ramesh	Kenji Shimazaki	Miroslav N. Velev
N. Ranganathan	Mu Kyoung Shin	Ranga R. Vemuri
C. V. Guru Rao	Biplab Kumar Sikdar	Vijaykrishnan N.
Kameshwar C. Rao	Shobha Singh	V. Visvanathan
Rajani Rao	Minkyu Song	G. S. Visweswaran
Ramgopal Rao	J. Sridhar	Weidong Wang
Reinhard H. Rauscher	B. Srikanth	Yong Wang
C. P. Ravikumar	S. Srinivasan	Eric Weglarz
Baidya Nath Ray	H. C. Srinivasaiah	Weimin Wu
Sudhakar M. Reddy	Mandalayam Srivas	Qinwei Xu
Kai R. Richter	Saurbh Srivastava	Sun Xuguang
Partha Roop	Dirk Stroobandt	Mohammad Yavari
Subir Kumar Roy	Qing Su	Terry Tao Ye
Abhishek Roy	Toshinori Sueyoshi	Tomohiro Yoneda
Sergey G. Rusakov	Takayuki Sugawara	Hoi-Jun Yoo
Stefan Rusu	Masunori Sugimoto	Masaya Yoshikawa
Sagar Suresh Sabade	Susmita Sur-Kolay	Fung Yu Young
Margaret Marek Sadowska	P. R. Suresh	Haksoo Yu
Anindya Saha	Dennis Sylvester	Wing Seung Yuen
Debapriya Sahu	Yutaka Tamiya	Qiu Yulin
Biranchinath Sahu	Siddhartha Vilas Tambat	You Yuxin
Silke Salewski	Seema Tammangoudar	Morteza Saheb Zamani
Kewal K. Saluja	Tat K. Tan	Xuan Zeng
Debasis Samanta	Masakazu Tanaka	Yanping Zhang
T. Sanjay	Shashidhar Tantry	Shiyou Zhao
Karthik Sankaran	Rajesh Amratlal Thakker	Haifeng Zhou
Sachin S. Sapatnekar	Sunil Thamran	Zeljko Zilic

Conference History

Meeting Sequence	Place	Dates	Number of Papers	Number of Posters	Number of Tutorials	Proceeding Pages
First	Madras, India	Dec. 26-28, 1985	29	0	1	193
Second	Bangalore, India	Dec. 15-18, 1988	26	21	4	496
Third	Bangalore, India	Jan. 6-9, 1990	30	22	4	390
Fourth	New Delhi, India	Jan. 4-8, 1991	45	16	9	315
Fifth	Bangalore, India	Jan. 4-7, 1992	57	24	4	378
Sixth	Bombay, India	Jan. 3-6, 1993	70	9	6	371
Seventh	Calcutta, India	Jan. 5-8, 1994	87	0	6	448
Eighth	New Delhi, India	Jan. 4-7, 1995	77	6	6	456
Ninth	Bangalore, India	Jan. 3-6, 1996	75	16	6	480
Tenth	Hyderabad, India	Jan. 4-7, 1997	84	18	6	608
Eleventh	Chennai, India	Jan. 4-7, 1998	98	0	6	624
Twelfth	Goa, India	Jan. 7-10, 1999	103	0	6	682
Thirteenth	Calcutta, India	Jan. 3-7, 2000	93	0	6	590
Fourteenth	Bangalore, India	Jan. 3-7, 2001	77	0	9	592
Fifteenth	Bangalore, India	Jan. 7-11, 2002	109	0	8	834

Author Index

Abdi, S.....	332	Cao, Y.....	77
Abraham, J. A.	441	Casavant, A. E.....	524
Abraham, J.	781	Catania, V.....	245
Adler, T.	372	Catthoor, F.....	547
Agarwal, K.	77	Chakrabarti, A.....	735
Agarwal, N.	447	Chakrabarti, P. P.....	735
Agrawal, V. D.	20, 591, 592	Chakraborty, S.....	11, 647
Albrecht, C.	580	Chakraverty, S.....	251
Alupoaei, S.	399	Chandra, S.....	24
Apte, P. R.	24	Chandrasekaran, M.....	257
Asada, K.	166, 282	Charlot, B.....	426
Ascia, G.	245	Chaudhuri, P. P.....	689, 773
Ashar, P.	524	Chen, C.	484
Atre, M. V.	18	Chen, W.	381
Aziz, A.	729	Cheng, C.-K.	387
Azmi, S.	447	Cheng, K.-H.	155
Bagherzadeh, N.	697	Cheng, S.-W.	155
Baghini, M. S.	317	Cheng, W.-C.	126
Balachandran, S.	639	Choi, J.	59, 452
Balakrishnan, M.	233, 535	Choi, S. H.	65
Balakrishnan, V.	311	Chou, P. H.	697
Balsara, P.	141	Choudhary, A.	631
Barat, F.	338	Choudhury, D. R.	251
Barke, E.	567	Choudhury, S.	705
Basturkmen, N. Z.	604	Chu, C. C. N.	661
Basu, A.	705	Cortadella, J.	26
Basu, S.	598	Crosbie, N. E.	631
Bhanja, S.	187	Cui, H.	499
Bhat, K. N.	24	Das, D. K.	160, 671
Bhat, N.	225	Dasasathyan, S.	326
Bhatia, D.	639	Dasgupta, P.	735
Bhatt, V. P.	233	Dash, A.	655
Bhattacharya, B. B.	160	Datta, A.	705
Bhattacharya, D.	142	Datta, P. K.	142
Bhattacharyya, A. B.	207	Datta, T.	801
Bhawmik, S.	598	de Geus, A. J.	6
Boppana, V.	420	de la Iglesia, E.	39
Bose, G.	24	Deconinck, G.	338
Braun, G.	239	Delaluz, V.	288
Brinkmann, R.	741	Deng, Y.	573
Buch, P.	381	Denolf, K.	547
Bushnell, M. L.	20	Desai, M. P.	317
Cai, Y.	387	Deshpande, S.	414
Cai, Y.-C.	473	Dey, S.	21, 261, 553
Cantrell, C.	141	Dong, S.	387

Drechsler, R.	741
Duarte, D.	31
Dutt, N.	458
Dutta, A. K.	366
Ercegovac, M. D.	407
Fang, S.	305
Fei, Y.	274
Fujita, M.	479
Gajski, D.	332
Ganai, M. K.	729
Ganguly, N.	689
Garside, J.	26
Ghosh, I.	420
Goswami, D.	655
Grun, P.	458
Gu, J.	387, 473
Gupta, A.	524
Gupta, R.	21
Halambi, A.	458
Han, T.	541
Hashimoto, T.	213
He, L.	51
Henkel, J.	113
Heydari, P.	132
Ho, M. L.	661
Hoffmann, A.	239
Hong, C.-H.	393
Hong, J.	414, 619
Hong, X.	305, 387, 473
Hu, C.	77
Hu, J.	573
Huang, Y.	511
Hyodo, A.	268
Ikeda, M.	166
Irwin, M. J.	31, 288
Ishihara, T.	268, 282
Ito, S.	213
Iwata, A.	71
Jagini, S. S.	781
Jahagirdar, B.	795
Jayapala, M.	338
Jerke, G.	372
Jerraya, A. A.	426
Jha, N. K.	274, 345, 711, 719
Jiang, W.	39
Jing, T.	473
Kahng, A. B.	580
Kajitani, Y.	467
Kandemir, M.	288, 414, 619, 631
Kannan, P.	639
Katkoori, S.	399
Kawakita, M.	467
Keshav, C. B.	299
Kim, J.-H.	59
Kim, Y. C.	592
Klaproth, P.	325
Koh, C.-K.	311, 489
Kolcu, I.	288, 631
Kondratyev, A.	93
Kook, J.	625
Koranne, S.	505
Kriaa, L.	426
Krishnamurthy, S.	619
Krishnan, R.	535
Kruitzer, W.	14
Kubo, M.	479
Kubo, Y.	467
Kumar, A.	233, 535
Kumar, R.	45, 761
Kuo, K.-T.	393
Lahiri, K.	261
Lakshminarayana, G.	711
Lal, R.	24
Lavagno, L.	21
Lee, P. M.	213
Lekatsas, H.	113
Li, D.	697
Li, F.	51
Liang, J.-L.	126
Lienig, J.	372
Lin, R.-B.	121, 393
Lipasti, M. H.	199
Liu, X. G.	524
Luo, J.	719
Ma, Y.	387
Mandal, R.	615, 655
Mandoiu, I.	580
Marculescu, R.	573
Marshall, A.	297
Martinez, S.	426
Matoglu, E.	59
Mazumdar, P.	561
Mazumder, P.	147
Mehta, S. K.	499
Meyr, H.	239
Mhatre, P.	781

Mima, T.	747	Phani, P.	447
Miranda, M.	547	Pomeranz, I.	677, 767
Mishra, P.	458	Radecka, K.	517
Mitra, B.	3	Radhakrishnan, R.	326
Miyanaga, Y.	355	Raghunathan, A.	261, 407, 711
Mody, R.	257	Raghunathan, V.	407
Mohan, K. N. M.	535	Rahaman, H.	160
Morie, T.	71	Rajan, S. P.	11
Mukaiyama, A.	524	Rajski, J.	604
Mukherjee, M.	671	Ramanathan, S.	615
Mukherjee, N.	511	Ramanujam, J.	414, 619, 631
Mukherjee, R.	747	Ramesh, S.	11
Mukhopadhyay, D.	598	Ranganathan, N.	181, 187
Muralidharan, C. S.	801	Rao, J. C.	781
Murasaka, Y.	71	Ravikumar, C. P.	45, 105, 251, 761
Murgai, R.	647	Ray, B. N.	773
Muroyama, M.	268	Reddy, S. M.	511, 604, 677, 767
Murugavel, A. K.	181	Rout, A.	447
Nagaraj, N. S.	141	Roy, K.	65, 489
Nagata, M.	71	Roy, S. K.	11
Nagchoudhuri, D.	105	Roy, S.	671
Naidu, S. R.	219	Roychoudhury, D.	598
Nakata, T.	11	Rusu, S.	16
Nakatake, S.	467	Sabade, S.	755
Nakayama, Y.	747	Sachdev, M.	16
Nandi, P. K.	773	Sahu, B.	366
Nanya, T.	93	Sahu, D.	360
Narayanan, H.	18	Sahula, V.	105
Natarajan, S.	297	Saito, H.	93
Nauta, B.	16	Salewski, S.	567
Nicolau, A.	458	Saluja, K. K.	51, 199, 592
Nicolescu, G.	426	Samanta, D.	99, 193
Nishimori, Y.	71	Sambandam, M.	781
Nohl, A.	239	Samman, O.	511
Ohtsuki, T.	452	Sanyal, S.	142
Op de Beeck, P.	338	Sapatnekar, S. S.	87
Pai, R.	257	Sarkar, D.	172
Pal, A.	99, 193	Sarkar, S.	781
Palesi, M.	245	Sato, J.	213
Palkovic, M.	547	Sato, T.	77
Panigrahi, D.	261, 553	Schliebusch, O.	239
Parameswaran, S.	541	Schuurmans, M. F. H.	7
Parekhji, R.	781	Sekar, K.	420
Park, Y.-H.	625	Sengupta, I.	598
Patel, S.	789	Sera, M.	479
Paul, B. C.	65	Seth, K.	435
Pedram, M.	126, 132, 381	Seth, S. C.	499
Peng, J.	332	Shang, L.	345

Shankaranarayana, K.	781	Ulman, S.	207
Shao, Y.	767	van der Wolf, P.	14
Sharma, D. K.	24	van Eijndhoven, J.	14
Sharma, D.	257	Vemuri, R.	326
Shelar, R. S.	87	Venkatesh, N.	781
Shelat, A.	257	Venkatraman, R.	781
Sheshadri, K. P.	781	Vijaykrishnan, N.	31, 288
Sikdar, B. K.	671, 689	Vos, P.	547
Singh, S.	447	Wakabayashi, K.	524
Singhal, V.	299	Walker, H.	755
Sinha, A.	39	Wang, W.	711
Sinha, N.	99	Wang, Z.	305
Sivasubramaniam, A.	288	Weglarz, E. F.	199
Srinivasaiah, H. C.	225	Xu, J.	473
Srinivasan, S.	435	Xu, Q.	147, 561
Srivastava, M. B.	407	Yakovlev, A.	26
Su, Q.	311	Yamaoka, H.	166
Subramanian, P. S.	18	Yanagisawa, M.	452
Sugawara, T.	355	Yano, K.	5
Sugihara, M.	683	Yashwante, R.	795
Sumanth, K. G.	299	Yasuura, H.	268, 683
Suresh, P. R.	299	Yokomizo, G.	213
Svensson, C.	16	Yoo, H.-J.	625
Swaminathan, M.	59	Yoo, S.	426
Sylvester, D.	77	Yoshida, H.	166, 479
Talapatra, S.	781	Yoshida, N.	355
Taylor, C. N.	553	Young, E. F. Y.	661
Tiwari, V.	39	Youssef, W.	426
Togawa, N.	452	Yu, H.	441
Tomiyama, H.	458	Zaidan, Y.	511
Touma, T.	213	Zelikovsky, A.	580
Tsai, C.-C.	511	Zhang, Y.	511
Tsai, C.-M.	121, 393	Cheng, W.-T.	511
Tsai, Y.-F.	31	Zhao, S.	489
Udayakumar, H.	781	Zilic, Z.	517

Session Index

Keynote Talks

Tutorials

Session 1A: Low Power I

Session 2A: Interconnects and Technology I

Session 3A: Synthesis I

Session 1B: Low Power II

Session 2B: Interconnects and Technology II

Session 3B: Synthesis II

Session 1C: Low Power III

Session 2C: Interconnects and Technology III

Session 3C: Synthesis III

Panel

Session 4A: Low Power IV

Session 5A: Interconnects and Technology IV

Session 6A: Synthesis IV

Session 4B: Analog Design

Session 5B: Layout I

Session 6B: Synthesis and Verification

Session 4C: VLSI Architecture I

Session 5C: Layout II

Session 6C: Test and Validation

Session 7A: VLSI Architecture II

Session 8A: Layout III

Session 9A: Test I

Session 7B: Embedded Systems I

Session 8B: Layout IV

Session 9B: Test II

Session 7C: Embedded Systems II

Session 8C: Verification II

Session 9C: Test III

Special Session: “Hot Chips from India”