Hierarchical Model Order Reduction for Signal-Integrity Driven Interconnect Synthesis

Yu-Min Lee
Department of Electrical and Computer Engineering
University of Wisconsin at Madison
Madison, WI 53706
yu-min@cae.wisc.edu

Charlie Chung-Ping Chen
Department of Electrical and Computer Engineering
University of Wisconsin at Madison
Madison, WI 53706
chen@engr.wisc.edu

ABSTRACT
The goal of this paper is to establish the basic framework and theoretical foundations for the hierarchical model order reduction with an emphasis on signal integrity analysis. The proposed algorithm, HMOR (Hierarchical Model Order Reduction), performs model reduction for both linear elements and independent sources simultaneously and hierarchically. Hence it is very suitable for fast timing and signal integrity analysis for tightly coupled RLC interconnects or with lots of independent sources such as power delivery circuits. It can fully utilize RICE [9] and PRIMA [11] to perform moment matching in the subcircuits to achieve the best performance and reduction ratio with passivity guarantee. HMOR significantly speeds up the simulation time for minor modified circuits. Combining with hierarchical interconnect synthesis algorithms such as routing, sizing and repeater insertion, HMOR can speed up N times over flat analysis where N is the number of circuit elements in the tree. In addition, we also develop a FM-based partition algorithm to partition the circuit into small weak-coupled blocks to enhance runtime. This extension enables HMOR to handle the interconnect topology with loops, meshes, even with complicated current return paths.

1. INTRODUCTION
The relentless push for density and performance drives the feature size of the VLSI technology to deep sub-micron and the clock frequency to giga hertz regime. This continuous condensation in both time and space enforces VLSI interconnects to exhibit complicated microwave behaviors. As a result, the traditional RC based interconnect methodology needs to be significantly revised in order to take inductance effects into consideration to improve the circuit analysis accuracy. Furthermore, the tightly electric and magnetic coupled 3-D interconnect structures induce unexpected interferences between signals which may create potential errors in both logic and timing. Therefore, signal integrity becomes one of the primary concerns for the high-end VLSI design. Designs are subjected to frequent modifications. It is extremely inefficient to do full-blown analysis every time when we make slight modification of the circuits. In addition, design reuse has become a popular design methodology to save design efforts and reduce time to market. In both cases, hierarchical modeling can potentially speed up design cycle by preserving the analysis result of the unmodified parts in the circuit and directly plugging into the reduced module. MOR (Model Order Reduction) has shown to be a very efficient way to speed up the interconnect analysis [9], and has been widely studied and improved over the last decade [9, 6]. Although the accuracy and stability of MOR methods have been improved, there seems to be a lack of framework and theoretical foundations to facilitate the hierarchical analysis. More precisely, most proposed hierarchical MOR methods are targeting relatively simple cases with only one or two ports with no noise analysis capability. We are exactly targeting to solve those issues.

In this paper, we endeavor to establish the basic framework and theoretical foundations for the hierarchical model order reduction with an emphasis on the signal integrity analysis. We not only present efficient hierarchical moment computation methods for noisy RLC trees but also provide a general framework to perform the hierarchical multi-port model order reduction.

The proposed algorithm, HMOR (Hierarchical Model Order Reduction), is special in the sense that it performs model reduction for both linear elements and independent sources simultaneously and hence is very suitable for fast timing and signal integrity analysis for tightly coupled RLC interconnects. HMOR is fully compatible with RICE and PRIMA [9] in a way that it can fully utilize RICE to perform moment matching in subcircuits which it decomposes.

Given a circuit with \( N \) elements, if the runtime of the general model order reduction method is \( N^r \), where \( r \geq 1 \), the runtime of HMOR could be \( N^{r-\frac{1}{K}} \) when the circuit can be properly partitioned into \( K \) small modules. The hierarchical nature of HMOR can significantly speed up the turn around time during the circuit design. For a circuit with \( N \) elements, HMOR could potentially gain \( N/\log(N) \) speedup over flat analysis to regenerate the new module for the modified circuit.

For instance, given a \( N \) series connected wire segments. We can perform the model order reduction flat or hierarchical, say, in a binary fashion as shown in Figure 1. The runtime
is approximated linear in terms of $N$ for both flat reduction and binary reduction. If one of the wire segments has been changed, the flat method will need to do it from scratch, which causes a runtime penalty to be $O(N)$. On the other hand, the hierarchical way only needs $O(\log(N))$ runtime in order to fulfill this task. The benefit of hierarchical over flat is clear in this case.

HMOR, a fusion of circuit decomposition theorems and moment matching algorithms, can be easily embedded into interconnect synthesis algorithms to perform hierarchical timing and multi-attacker noise analysis with great efficiency and accuracy. In particular, we present its application to repeater insertion for multiple-attacker noise analysis for both capacitive and inductive coupling. It can further speed up $N$ times by integrating with hierarchical interconnect synthesis algorithms such as routing, sizing, and repeater insertion [1, 5].

In addition, we extend our algorithm to handle the multi-port circuit analysis. This extension enables HMOR to handle interconnect topology with loops, meshes, or even complicated current return paths. HMOR advances traditional N-port theorems in the following ways. First, it simultaneously reduces the active sources and passive circuit elements to achieve best reduction. Second, it effectively reduces the number of ports by keeping the observation components, internal connections, and independent sources as internal variables. Third, it has a novel moment computation method to effectively reduce the circuit size. These improvements effectively reduce the runtime and the memory space by keeping the number of ports as small as possible.

The outline of this paper is as follows. In section 2, we present the basic theorems of decomposition, superposition, substitution, and Thevenin equivalent circuit which we will use to develop HMOR. In section 3, we apply those theorems to develop the HMOR method for the RLC routing tree with capacitive and inductive coupling. In section 4, we derive and present the formulae of moment computation for the routing tree. In section 5, we develop an efficient partition algorithm based on the Fiduccia-Mattheyses algorithm to search good partitions within linear time. In section 6, we extend HMOR to handle general multi-port circuits. In section 7, we discuss the runtime and the accuracy of HMOR.

2. PRELIMINARY

2.1 Fundamental Circuit Theorems

There are several basic circuit theorems we need to develop the hierarchical model order reduction.

- **Superposition Theorem** The response of a circuit due to multiple sources can be calculated by summing the effects of each source separately with all others being turned off.

- **Thevenin Equivalent Circuit Theorem** The equivalent circuit consists of a voltage source which is identical to the open-circuit voltage, in series with an equivalent impedance which can be calculated by turning off all sources in the circuit.

- **Substitution Theorem** Circuits with unique solutions can be decomposed into several subcircuits without any change of internal voltages (currents) if we attach independent voltage (current) sources containing the same values of voltages (currents) on the boundary nodes.

Note that Substitution Theorem is valid in both linear and nonlinear circuits as long as the circuit solution is unique. Therefore, we can also apply this theorem to partition nonlinear circuits. We will use STS as an abbreviation for the above three theorems.

2.2 Interconnect Model

In general, a RLC wire segment can be modeled by series connection of lumped RLC models in Figure 2 where $R$, $L$ and $C$ are resistance, inductance and capacitance per unit length.

$$
\begin{array}{c}
R & L \\
\end{array}
$$

**Figure 2:** A RLC wire segment.

Consider the case when there is a capacitance coupled noise attacker as shown in Figure 3. We can use a voltage source $V_{X_1}$ to act as the capacitance coupled noise attacker.

$$
\begin{array}{c}
\begin{array}{c}
\text{attacker} \\
L_2 \\
\end{array}
\end{array}
\begin{array}{c}
R \\
C_2 \\
\end{array}
\begin{array}{c}
L_1 \\
C_1 \\
\end{array}
V_f \\
\end{array}
$$

(a) (b)

**Figure 3:** Capacitance coupling noise model.

In the case when there is an inductance coupled noise attacker as shown in Figure 4. We can use the voltage source $V_{Y_1}$ to act as the inductance coupled noise.

$$
\begin{array}{c}
\begin{array}{c}
\text{attacker} \\
L_2 \\
\end{array}
\begin{array}{c}
R \\
L_1 \\
\end{array}
\begin{array}{c}
V_f \\
\end{array}
\end{array}
$$

(a) (b)

**Figure 4:** Mutual inductance noise model.

Series connected lumped RLC segments are used to model the transmission line. In Figure 5, we show a $K$-segment lumped approximation of the transmission line with capacitive and inductive coupled noises. The symbols of $R_i$, $L_i$, $C_i$.
3. ALGORITHM

In this section, we present our hierarchical model order reduction algorithm (HMOR). Given a linear circuit, HMOR first partitions the circuit into several smaller modules. After applying a novel model order reduction to each module, HMOR obtains a reduced circuit in a multi-port Thevenin equivalent circuit form. These modules are then iteratively combined together to complete the reduction procedure. We explain this two-phase procedure as follows:

**Step 1. [Decomposition]** HMOR recursively applies a modified EM algorithm to partition the circuit into loosely-connected small modules and then attaches voltage or current sources to the cuts to represent the cuts behavior before partitioning. By Substitution Theorem, the circuit behavior of each module remains the same if all the cut ports have the same voltage waveforms. For example, given a circuit as shown in Figure 6(a), HMOR first partitions Figure 6(a) into several subcircuits as shown in Figure 6(b) and attaches voltage or current source to each port.

**Step 2. [Reduction & Combination]** First, HMOR applies model order reduction to each module and obtains a reduced model in a multi-port Thevenin circuit form. Note that HMOR reduces both linear elements and active independent sources and hence can obtain a better reduction ratio than keeping those active sources as ports. Then, HMOR iteratively combines adjacent modules until the full circuit is glued together. This process is illustrated in Figure 7.

4. HIERARCHICAL MOMENT MATCHING FOR "NOISY" RLC TREES

When circuits are with special structures such as trees, HMOR applies a very efficient hierarchical computation method to compute the moments of the transfer function, admittance, and Thevenin circuit. These moments of delay and noise transfer functions are updated in an incremental fashion such that it only requires linear runtime and storage for a multi-attacker interconnect environment.

Given a RLC tree which is constructed by coupled lumped wire segments as shown in Figure 8. HMOR computes all the transfer functions from the port nodes to the center node in a bottom-up fashion by Superposition Theorem, as illustrated in Figure 9. Those transfer functions are defined as follows. \( H_{i+1,i} \) is the transfer function from node \( i+1 \) to node \( i \), \( H_{x,i} \) is the transfer function from capacitive noise source \( V_{x+1} \) to node \( i \), and \( H_{y,i} \) is the transfer function from inductive noise source \( V_{y+1} \) to node \( i \). We now show an iterative formula to update the new transfer function of the observation node 1 in this case. For simplicity, we temporarily ignore the inductance noise \( V_{y+1} \).

![Figure 5: Transmission model with capacitance and inductance coupling noises.](image)

![Figure 6: Decomposition.](image)

![Figure 7: Reduction & Combination.](image)

![Figure 8: One stage model.](image)

![Figure 9: Transfer functions for a wire segment.](image)
From first to second stage

By STS theorems, we have

\[ V_1 = V_2 H_{h_1} + V_{h_1} H_{z_1} \]  

\[ V_2 = V_2 H_{h_2} + V_{h_2} H_{z_2} \]  

(1)

(2)

Substituting Equation (2) into Equation (1), we get

\[ V_1 = V_2 H_{z_1} + V_{h_1} H_{z_1} + \sum_{j=1}^{i} V_{z_j} H_{z_{j+1}} \]  

(3)

From i-th to i + 1-th stage

By STS theorems, we have

\[ V_i = V_{i+1} H_{z_{i+1}} + \sum_{j=1}^{i} V_{h_j} H_{z_{j+1}} + \sum_{j=1}^{i+1} V_{z_j} H_{z_{j+1}} \]  

\[ V_{i+1} = V_{i+2} H_{z_{i+2}} + V_{h_i} H_{z_{i+2}} + V_{z_{i+1}} H_{z_{i+2}} \]  

(4)

(5)

Note that the terms in parenthesis can be further reduced into a single term if accumulation effects are preferred. The above equations provide a great option to update transfer functions immediately after reduction. On the other hand, we can also push back the computation till the full circuit has been reduced to get the maximum reduction performance. At the end, the new circuit is compacted into a Thevenin equivalent circuit for the next reduction.

In the rest of this section, we present efficient moment computation methods and formulae for RLC trees with coupling noises coming from capacitors as well as inductors (mutual inductance). The formulae derived in this section can be plugged into the algorithms in [1] to perform noise-aware repeater insertion with even better efficiency. Furthermore, the inductance coupled noises computation formulae can be used to extend [1] to perform inductive noises aware repeater insertion.

Given a RLC routing tree, HMOR first decomposes the tree into lumped RLC segments as shown in Figure 5. HMOR then iteratively combines segments with their adjacent segments. The moment expressions of all transfer functions from ports or voltage sources to connecting nodes, as shown in Figure 9, are defined as

\[ V_i(s) = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \],

\[ H_{i,1}(s) = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \],

(6)

(7)

The following variables are introduced to assist the transfer function computation:

\[ Y_{i} = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \],

\[ Y_{i} = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \],

(8)

(9)

These variables represent the superimposed currents flowing through the \( Y_{i} \) by activating one exciting source at a time.

The following Lemma derives the nodal voltage \( V_i(s) \) at node \( i \) in terms of the accumulated effects of exciting sources.

**Lemma 1.** Let \( V_i(s) = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \), we have

\[ V_i = V_{i+1} H_{i+1} + V_{h_i} H_{z_i} + V_{y_i} H_{h_i} \]  

\[ m_{i}^{TH} = \sum_{q=0}^{\infty} (m_{i-q}^{TH} m_{i-q} + m_{i-q}^{TH} m_{i-q} + m_{i-q}^{TH} m_{i-q} + m_{i-q}^{TH} m_{i-q}) \]  

where \( m_{i}^{TH} \) and \( m_{i}^{TH} \) are the moments of voltage sources \( V_{i+1}, V_{h_i}, V_{z_i}, \) and \( V_{h_i} \) respectively.

The following lemmas present the transfer functions from each source to connecting node \( i \) by the Superposition Theorem as illustrated in Figure 10. We use several basic moment computation techniques [9] to derive these formulae. They are also used in the derivations of the rest lemmas. All proofs are omitted for brevity.

**Lemma 2.** Let \( H_{i+1}(s) = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \), we have

\[ m_{i}^{TH} = \begin{cases} 1 & \text{if } q = 0 \\ -R_i (y_i + C_i + C_{i+1}) & \text{if } q = 1 \\ -R_i (y_i + C_i + C_{i+1}) -L_i m_{i-q+1} & \text{if } q > 1 \end{cases} \]

**Lemma 3.** Let \( H_{i+1}(s) = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \), we have

\[ m_{i}^{TH} = \begin{cases} 0 & \text{if } q = 0 \\ -R_i (y_i + C_i + C_{i+1}) -L_i m_{i-q+1} & \text{if } q = 1 \\ -R_i (y_i + C_i + C_{i+1}) -L_i m_{i-q+1} & \text{if } q > 1 \end{cases} \]

**Lemma 4.** Let \( H_{i+1}(s) = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \), we have

\[ m_{i}^{TH} = \begin{cases} 1 & \text{if } q = 0 \\ -R_i (y_i + C_i + C_{i+1}) & \text{if } q = 1 \\ -R_i (y_i + C_i + C_{i+1}) & \text{if } q > 1 \end{cases} \]

**Lemma 5.** Let \( H_{i+1}(s) = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \), we have

\[ m_{i}^{TH} = \begin{cases} 0 & \text{if } q = 0 \\ -R_i (y_i + C_i + C_{i+1}) & \text{if } q = 1 \\ -R_i (y_i + C_i + C_{i+1}) -L_i m_{i-q+1} + L_i m_{i-q+1} & \text{if } q > 1 \end{cases} \]

The following Lemma derives the new Thevenin Equivalent circuit for the combined circuit.

**Lemma 6.** Let the Thevenin equivalent voltage and admittance of the combined circuit be \( V_{h_i} = \sum_{q=0}^{\infty} m_{i}^{TH} s^{q} \),
and $Y_{h,i} = \sum_{q=0}^{\infty} y_{h,i}^q, g^q, m^h_{q_0} = y_0^{h,i} = 0 \forall q$. With following auxiliary variables

$$m^q_i = \begin{cases} \frac{C_{e_1}}{c_i + C_{e_1} + y_i^q} & \text{if } q = 0 \\ \frac{y_i^q}{c_i + C_{e_1} + y_i^q} - \frac{y_{i+1}^q}{y_i^q} & \text{if } q > 0 \end{cases}$$

we have

$$m_{h,i+1}^q = m_q^q + \sum_{n=0}^{q-1} m_n^q y_{i-n} y_{q-n} \forall q$$

$$y_{i+1}^q = \begin{cases} 0 & \text{if } q = 0 \\ (C_i + C_{e_1}) m_q^q y_{i-1} y_{q-1} + \sum_{n=0}^{q-1} m_n^q y_{i-n} y_{q-n} & \text{if } q > 0 \end{cases}$$

The following lemma computes the new Thevenin equivalent circuit $(V_{h,i}, Y_{h,i})$ when two Thvenin equivalent circuits $(V_{h,i}, Y_{h,i})$ and $(V_{h,i}, Y_{h,i})$ are parallel connected. This condition happens when two branches of two edges join together.

**Lemma 7. Parallel Connection.** Let $V_{h,i}(s) = \sum_{q=0}^{\infty} v_{q,h}^T s^q, Y_{h,i}(s) = \sum_{q=0}^{\infty} y_{q,h}^T s^q, V_{h,2}(s) = \sum_{q=0}^{\infty} y_{h,2}^T s^q, Y_{h,2}(s) = \sum_{q=0}^{\infty} y_{q,h}^T s^q$, and $Y_{h,2}(s) = \sum_{q=0}^{\infty} y_{q,h}^T s^q$, we have

$$y_{h,2} = v_{h,2} + y_{h,2} \forall q > 0$$

$$m_{h,2}^q = \begin{cases} m_{h,1}^q + m_{h,2}^q y_{h,2}^q & \text{if } q = 0 \\ \frac{\sum_{n=0}^{q-1} (m_{h,1}^{n+1} m_{h,2}^n y_{h,2}^n)}{y_{h,2}^q} & \text{if } q > 0 \end{cases}$$

**5. PARTITIONING ALGORITHM**

The runtime of HMOR heavily depends on the quality of partition. A good partition algorithm can significantly reduce the cut sizes which leads to a big performance gain. For this reason, we develop an efficient partition algorithm based on the Fruchterman-Mathieses algorithm to search good partitions with linear time. Let $P_i, M_i$ be the number of ports, and size of module $i$. We define the objective function as $(P_i + C_i) M_i^2 + (P_i + C_i) M_i^2$, where $C_i$ is the cut size to estimate the runtime of performing model reduction for each module. This algorithm iteratively selects the most beneficial element to change set while keeps the ratio between two modules being a constant value. We record the net change of the objective function during the moving process and backtrack the best moving sequence which has the minimum value of the objective function at the end. To improve the performance of F-M algorithm, we maintain a bucket list $Bucket_{d_0, d_1}$ for the elements in partition 0 and 1 to record the order of the moving benefit for each module. This special data structure allows us to search the next moving candidate in constant time. This algorithm is summarized at Table 1. We recursively apply this algorithm to obtain smaller partitions for each new module until the module size is manageable.

**Table 1: Partitioning algorithm for HMOR**

**6. MULTI-PORT REDUCTION**

In this section, we present our model order reduction algorithm for the multi-port circuit. Given a network, we first partition the network into $K$ multi-ports $N_{k_i}=1\cdots K$ as shown in Figure 11(a). We classify the ports of $N_k$ into four types: external ports $P_k^E$, connected external ports $P_k^D$, independent voltage sources $P_k^S$, and internal observation variables $P_k^O$. The difference between $P_k^E$ and $P_k^D$ is in the combination sequences. $P_k^E$ are the ports of $N_k$ which have already been connected during the combination step, and $P_k^D$ are the ports of $N_k$ which have not yet been connected during the combination step. The voltages associated with $P_k^E, P_k^D, P_k^S, and P_k^O$ are $V_k^E, V_k^D, V_k^S, and V_k^O$, respectively. The reason for this classification is to reduce the number of ports during combination since those ports are going to be connected in the future and hence can be treated as connected external ports. We define the multi-port Thvenin equivalent circuit of the combined circuit as $(V_{k_{th}}, Y_{k_{th}})$. By STS, we have

$$V_{k}^E = H_{k,0}^E V_{k}^E + H_{k,0}^V V_{k}^E + H_{k,0}^{-1} V_{k-1}^E$$  \hspace{1cm} (6)

where $H_{k,0}^E, H_{k,0}^V$, and $H_{k,0}^{-1}$ are the matrices of transfer functions from $V_{k}^E, V_{k}^V$, and $V_{k-1}^{E}$ to $V_{k}^E$, respectively.

The above equation provides an alternative way to efficiently update transfer functions from all current external ports to observation variables immediately after one reduction. The evaluation can also be pushed back to the final to reduce the reduction time.

**Multi-port Thvenin Equivalent Circuit** HMOR uses the following method to generate the Multi-port Thvenin equivalent circuit. Let $I_k^{h}$ be the attached independent current sources at $P_k^E$, we have

$$V_{k}^E = Z_{k,0}^{E} E + H_{k,0}^{-1} V_{k}^V + H_{k,0}^{-1} V_{k-1}^{E}$$  \hspace{1cm} (7)
Let \( V_{k}^{h} = H_{k,E}^{h} \cdot V_{k}^{h} + H_{k,E}^{h-1} \cdot V_{k}^{h-1} \) where \( H_{k,E}^{h} \) and \( H_{k,E}^{h-1} \) are defined as the matrices of transfer functions from \( V_{k}^{h} \) and \( V_{k}^{h-1} \) to \( V_{k}^{h} \), respectively. The new Thevenin equivalent circuit will be \( (V_{k}^{h}, Z_{k,E}^{h}) \). In this way, HMOR avoids explicitly generating ports for exciting sources such as \( V_{k}^{h} \) and \( V_{k}^{h-1} \) which is a great saving in terms of runtime and memory space.

**Remark for Passivity Reduction:** HMOR can be extended to perform hierarchical passive reduction when passive reduction algorithms such as PRIMA are utilized. For each partitioned block with \( s \cdot C_{l}^{l}(t) = -G_{u}(t) + B_{u} \), where \( u \) is the voltage and current vectors, \( G \) and \( C \) are the respective conductance matrix and susceptance matrix, \( B \) is the excitation configuration vector, and \( v \) is the excitation source vector, PRIMA can generate a new reduced system \( sC_p^{l}(t) = -G_p(t) + B_p \), where \( p(t) \) is the port voltage and current vector, \( C_p \) and \( G_p \) are the respective reduced susceptance and conductance matrices, \( B_p \) is the new excitation configuration vector. These reduced blocks can be iteratively combined together to form the reduced model for the whole circuit. Since any linear combination of passive circuits is still passive [2], the integrated reduced circuit still remains passive.

### 7. EXPERIMENTAL RESULTS

We implement and test HMOR on several industrial circuits. Table 2 shows the accuracy between HMOR and RICE on clock tree circuits [12]. It is easy to see that all the moments are exactly identical. Table 3 shows the experimental results of HMOR on several industrial examples from the ISCAS85 benchmarks [8]. It shows that our partition algorithm is able to reduce the reduction runtime by over 50%. It also shows that our partition algorithm is very efficient. For a circuit with around 1,000 elements, our algorithm takes only 0.04 second to obtain a decent solution.

### 8. REFERENCES


Table 2: Moments comparison between HMOR and RICE on clock trees.

<table>
<thead>
<tr>
<th>Circuit</th>
<th>HMOR</th>
<th>RICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit 1 (1392)</td>
<td>1.000</td>
<td>1.000</td>
</tr>
<tr>
<td>Circuit 2 (798)</td>
<td>1.000</td>
<td>1.000</td>
</tr>
<tr>
<td>Circuit 3 (1223)</td>
<td>1.000</td>
<td>1.000</td>
</tr>
<tr>
<td>Circuit 4 (3606)</td>
<td>1.000</td>
<td>1.000</td>
</tr>
<tr>
<td>Circuit 5 (6200)</td>
<td>1.000</td>
<td>1.000</td>
</tr>
</tbody>
</table>

Table 3: Runtime deduction by partitioning

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Ckt #1</th>
<th>Ckt #2</th>
<th>Ckt #3</th>
<th>Ckt #4</th>
<th>Ckt #5</th>
</tr>
</thead>
<tbody>
<tr>
<td># element</td>
<td>38</td>
<td>928</td>
<td>729</td>
<td>1063</td>
<td>1198</td>
</tr>
<tr>
<td># port</td>
<td>6</td>
<td>73</td>
<td>86</td>
<td>73</td>
<td>58</td>
</tr>
<tr>
<td>Cost</td>
<td>7.93e3</td>
<td>6.29e7</td>
<td>4.51e7</td>
<td>8.52e6</td>
<td>1.93e8</td>
</tr>
<tr>
<td>Cut Size</td>
<td>3</td>
<td>44</td>
<td>98</td>
<td>40</td>
<td>64</td>
</tr>
<tr>
<td>P0</td>
<td>3</td>
<td>9</td>
<td>28</td>
<td>9</td>
<td>17</td>
</tr>
<tr>
<td>P1</td>
<td>2</td>
<td>32</td>
<td>47</td>
<td>32</td>
<td>21</td>
</tr>
<tr>
<td>Newcost</td>
<td>3.97e3</td>
<td>2.73e7</td>
<td>1.59e7</td>
<td>3.32e7</td>
<td>9.09e8</td>
</tr>
<tr>
<td>Speedup</td>
<td>2.18</td>
<td>2.30</td>
<td>2.98</td>
<td>2.49</td>
<td>1.31</td>
</tr>
<tr>
<td>Runtime</td>
<td>0.00s</td>
<td>0.02s</td>
<td>0.05s</td>
<td>0.01s</td>
<td>0.09s</td>
</tr>
</tbody>
</table>

*the number of components in the circuit.*