Timed Circuits: A New Paradigm for High-Speed Design *

Department of Electrical Engineering
University of Utah
Salt Lake City, UT 84112
e-mail: myers@ee.utah.edu

Abstract—In order to continue to produce circuits of increasing speeds, designers must consider aggressive circuit design styles such as self-resetting or delayed-reset domino circuits used in IBM's gigahertz processor (GUTS) and asynchronous circuits used in Intel's RAPPID instruction length decoder. These new timed circuit styles, however, cannot be efficiently and accurately analyzed using traditional static timing analysis methods. This lack of efficient analysis tools is one of the reasons for the lack of mainstream acceptance of these design styles. This paper discusses several industrial timed circuits and gives an overview of our timed circuit design methodology.

I. INTRODUCTION

To achieve high performance, designers must consider aggressive timed circuit design styles. Timed circuits are defined to be any circuits that are optimized using explicit timing information. One example is the self-resetting and delayed-reset domino circuits used in IBM's gigahertz research microprocessor. Much of the improvement in speed in this processor can be attributed to these aggressive circuit styles [7]. Designers are also considering asynchronous circuits due to their potential for higher performance and lower power as demonstrated by Intel's RAPPID instruction length decoder [12]. This design was 3 times faster while using only half the power of the comparable synchronous design. These new circuit styles, however, cannot be efficiently and accurately analyzed using traditional static timing analysis methods. This lack of efficient analysis tools is one of the reasons for the lack of mainstream acceptance of these design styles.

It is impossible to reference the substantial amount of work that has been done in asynchronous design and timing verification in this short paper. An annotated bibliography can be found in our forthcoming book [9]. The goal of this paper is to describe several industrial timed circuit designs, and to give an overview of our timed circuit design methodology.

II. DESIGN MOTIVATIONS

This section describes three industrial designs which have guided the development of our timed circuit design methodology. The first is the Intel RAPPID chip which is a fully asynchronous instruction length decoder which is 3 times faster while using only half the power of the comparable synchronous design. RAPPID's speed is derived from a highly timed asynchronous design. The second design is IBM's gigahertz processor, GUTS. This was the first CMOS processor to run over 1 GHz using 1997 process technology. Its speed is derived from a highly timed synchronous design. Finally, Sonic Innovation's digital hearing aid provided a different sort of guide to our design methodology as its objective is low power and small area. We designed a key component, a multiplier. Our early analysis shows that our 24-bit design uses less than a tenth the area and only a of the power of a synchronous array.

A. Intel's RAPPID

Instructions in the x86 architecture can be from 1 to 15 bytes long depending on a large number of factors. In order to allow concurrent execution of x86 instructions, it is necessary to rapidly determine the positions of each instruction in a cache line. This was at the time a critical bottleneck in the x86 architecture. The length of instructions is determined using the following rules:

- Opcode can be 1 or 2 bytes.
- Opcode determines presence of the ModR/M byte.
- ModR/M determines presence of the SIB byte.
- ModR/M and SIB set length of displacement field.
- Opcode determines length of immediate field.
- Instructions may be preceded by up to 15 prefix bytes.
- A prefix may change the length of an instruction.
- The maximum instruction length is 15 bytes.

For real applications, it turns out that there are only a few common instruction lengths. As shown in Figure 1, 75 percent of instructions are 3 bytes or less in length. Nearly all instructions are 7 bytes or less. It is also the case that prefix bytes are extremely rare. This presents

*This research is supported by NSF CAREER award MIP-9625014, SRC contracts 97-DJ-487 and 99-TJ-694, and a grant from Intel Corporation.
an opportunity for an asynchronous design to optimize for the common case by optimizing for instructions of length 7 or less with no prefix bytes. Other less efficient methods are then used for longer instructions [6] and instructions with prefix bytes [4].

![Histogram for proportion of x86 instruction lengths and cumulative length statistics.](image)

**Fig. 1.** Histogram for proportion of x86 instruction lengths and cumulative length statistics.

The **RAPPID** microarchitecture is shown in Figure 2. The **RAPPID** decoder reads in a 16 byte cache line, and it decodes each byte as if it is the first byte of a new instruction. The decode logic is implemented using large unbalanced trees of combinational logic that have been optimized for common instructions. Each byte speculatively determines the length of an instruction beginning with this byte. It does this by looking at possibly up to three additional downstream bytes. The actual first byte of the current instruction is marked with a tag. This byte uses the length that it determined to decide which byte is the first byte of the next instruction. It then signals that byte while notifying all bytes inbetween to squash their length calculations and forwards the bytes of the current instruction to an output buffer. In order to improve performance, four rows of tag units and output buffers are used in a round-robin fashion. In the case of a branch, the tag is forwarded to a branch unit that determines where to inject the tag back into the new cache line [5].

The key to achieving high performance is the tag unit, which must be able to rapidly tag instructions. The timed circuit for one tag unit is shown in Figure 3. Assuming that the instruction is ready (i.e., **InstRdy** is high indicating one **Length** is high and all bytes of the instruction are available) and the crossbar is ready (i.e., **XBRdy** is high), then when a tag arrives (i.e., one of **TagIn** is high), the first byte of the next instruction can be tagged within two gate delays (i.e., **TagOut** is set to high). In other words, a synchronization signal can be created every two gate delays. It is difficult to imagine distributing a clock which has a period of only two gate delays. The tag unit in the chip is capable of tagging up to 4.5 instructions/ns.

![Input FIFO (IF) and Decode and Steer Unit (DU).](image)

**Fig. 2.** RAPPID Microarchitecture.

![The tag unit circuit.](image)

**Fig. 3.** The tag unit circuit.

For this circuit to operate correctly, there are two critical timing assumptions. First, the pulse created must be long enough to be latched by the next tag unit. This can be satisfied by adding delay to the AND gate used to reset **TagArrived**. An arbitrary amount of delay, however, cannot be added since the pulse must not also be so long that another pulse could come before the circuit has reset. Therefore, we have a two-sided timing constraint. Our tool **ATACS** is designed to synthesize and analyze circuits with such types of constraints. **ATACS** was used to synthesize and analyze the tag circuit from RAPPID [12].
B. IBM’s GUTS Microprocessor

The next timed circuit design is IBM’s gigahertz research microprocessor, GUTS. The key achieving such high performance was the use of aggressive circuit styles, namely, self-resetting and delayed-reset domino. While in this case, the design is synchronous, there are numerous local timing assumptions that must be satisfied for correct operation. These timing assumptions again pose two-sided timing constraints which are difficult to analyze using traditional static timing methods.

An example of a simple delayed reset domino circuit is shown in Figure 4. This circuit implements the function \( \text{out2} = (a \text{ or } b) \text{ and } c \). The signals \( \text{clk1} \) and \( \text{clk2} \) are delayed versions of the global clock. If either \( a \) or \( b \) go high, then \( \text{out1} \) goes high. If \( c \) is also high, then \( \text{out2} \) goes high. Some short time after \( \text{out2} \) goes high, \( \text{clk1} \) goes low causing \( \text{out1} \) to reset to a low value. The timing of \( \text{clk2} \) to go low and precharge \( \text{out2} \) is set such that \( \text{out2} \) has time to be used by the next gate. In other words, \( \text{out1} \) and \( \text{out2} \) are pulses.

![Fig. 4. A simple delayed-reset domino circuit that implements \( \text{out2} = (a \text{ or } b) \text{ and } c \).](image)

There are several timing assumptions required by this circuit. First, the pulldown stack must be hazard-free. A glitch by one of these circuits could cause the next gate to erroneously believe that it received a pulse. Second, the pulldown stack must stay on long enough to discharge the output node. This means the pulse must have a minimum width. Third, all inputs to the gate must turn off before the precharge phase begins. This means the pulse has a maximum width. Therefore, there is again a two-sided timing constraint.

The GUTS design also employs self-resetting logic such as the PLA controller shown in Figure 5. This circuit waits for a sufficient number of dual-rail inputs to indicate the arrival of valid data. It then sets the propagate control line high. At the same time, the signal is transmitted through a series of buffers which when fed back have the affect of resetting the propagate control signal. This creates a pulse on the propagate control signal. This type of circuit is called self-resetting because the setting of the signal puts into motion a series of events that leads to the resetting of the signal. The correctness of this circuit also depends on the satisfaction of a two-sided timing constraint. ATACS was used to verify the PLA controller and several other circuits from the GUTS processor [2].

![Fig. 5. PLA controller](image)

C. Sonic Innovation’s Hearing Aid

The last design example is a self-timed iterative multiplier that we are designing for a digital hearing aid application [8]. The goal of this design is quite different from the other two in that the design must have low power consumption and use a small chip area. We determined that an iterative multiplier using radix 4 Booth encoding met our delay constraints, and it has the best area and power. In a low power design, such as a hearing aid, it is not desirable to distribute a high-speed clock due to its power consumption and the interference it has with the analog circuitry. So a synchronous iterative multiplier in this application is not attractive. Therefore, we designed a self-timed multiplier in which iterations are controlled by a locally generated clock. While the rest of the design is fairly conventional and designed using standard cells, the clock generation circuit must be very carefully designed to meet the needed timing constraints. Again, the ATACS tool is ideally suited to the task. Although the multiplier is self-timed, it can be easily embedded in a synchronous system as long as the clock rate is long enough that the multiply has time to complete. The area of an \( N \)-bit multiplier is \( O(N) \) as opposed to \( O(N^2) \) for the synchronous array multiplier used in the original hearing aid. For a 24-bit word, the self-timed multiplier is \( \frac{1}{2} \) the size of the synchronous array. While the power grows polynomially for both designs, the self-timed design has a much lower coefficient than the array. The power consumed by the self-timed multiplier with a 24-bit word size is \( \frac{1}{2} \) that of the synchronous array.
III. TIMED CIRCUIT DESIGN METHODOLOGY

We describe our timed circuit design methodology using a simple example. In a small town in Southern Utah, there's a little winery with a wine shop nearby. Being a small town in a community who thinks prohibition still exists, there is only one wine patron. The shop has a single small shelf capable of holding only a single bottle of wine. The winery and shop communicate a bottle of wine over a channel. A channel is simply a point-to-point means of communication between two concurrently operating processes. One process uses that channel to send data to the other process. The channel level block diagram for our example is shown in Figure 6.

Fig. 6. Channel block diagram for wine shop.

The behavior of the winery, shop, and patron can be represented in VHDL as shown in Figure 7. This code uses two new packages: nondeterminism and channel. The nondeterminism package defines some functions to generate random delays and random selections for simulation. The channel package includes a definition of the channel data type and operations on it such as send and receive.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use work.nondeterminism.all;
use work.channel.all;

entity wine_example is
  port(
    wine_list : in (chardonnay, merlot);
    send : in std_logic;
    receive : out std_logic;
    delay : in time
  );
end entity wine_example;

architecture behavior of wine_example is
  type wine_list is (chardonnay, merlot);
  signal wine_drunk : wine_list;
  signal WineryShop:channel : in std_logic;
  signal ShopPatron:channel : in std_logic;
  signal bottle, shelf, bag : boolean;
begin
  winery:process
    begin
      bottle <= selection(2);
      send(WineryShop, bottle);
      wait for delay(5,10);
    end process winery;
  shop:process
    begin
      receive(WineryShop, shelf);
      send(ShopPatron, shelf);
    end process shop;
  patron:process
    begin
      receive(ShopPatron, bag);
      wine_drunk <= wine_list'val(conv_integer(bag));
    end process patron;
  end architecture;
```

For this example, we have defined two channels for communication. The WineryShop channel is used for delivering bottles of wine to the shop and the ShopPatron channel is used for selling bottles of wine to the patron. Both channels are initialized using the init_channel function. The behavior of the winery begins by randomly selecting whether to produce chardonnay or merlot. Next, it sends this bottle of wine to the shop with the procedure call send. This procedure has two parameters: a channel to communicate on and the data to be transmitted. The last step is that the winery waits for some random time between 5 and 10 minutes until it is ready to make another bottle of wine, and it then repeats forever. The behavior of the shop begins by receiving a bottle of wine from the winery with the procedure call receive. This procedure also has two parameters: a channel to communicate on and a location where the data is to be copied upon reception. After receiving the wine, the shop sends it to the patron over the ShopPatron channel. The behavior of the patron begins by receiving a bottle of wine which it then identifies (probably with a small sip). It then waits for the shop to send another bottle of wine.

A channel communication is implemented using a handshake protocol on two or more signal wires. Our example uses a dual-rail protocol (i.e., two wires) to encode the type of wine being transmitted and a third wire to acknowledge communication (see Figure 8).

```
architecture behavior of wine_example is
  type wine_list is (chardonnay, merlot);
  signal wine_drunk : wine_list;
  signal WineryShop:channel : in std_logic;
  signal ShopPatron:channel : in std_logic;
  signal bottle, shelf, bag : boolean;
begin
  winery:process
    begin
      bottle <= selection(2);
      send(WineryShop, bottle);
      wait for delay(5,10);
    end process winery;
  shop:process
    begin
      receive(WineryShop, shelf);
      send(ShopPatron, shelf);
    end process shop;
  patron:process
    begin
      receive(ShopPatron, bag);
      wine_drunk <= wine_list'val(conv_integer(bag));
    end process patron;
  end architecture;
```

The behavior of the winery, shop, and patron can be represented in VHDL at the handshake level as shown in Figure 9. The model uses the handshake package instead of the channel package. This package includes the definitions of the procedures: guard, guard_or, guard_and, and vassign. All signals of type channel are replaced with signals of type std_logic. The first of these new signals are bottle1 and bottle0 which are used to deliver a new bottle of chardonnay or merlot, respectively. The next signal, ack_wine, is used to indicate acknowledgment of the wine delivery to the shop. The ShopPatron channel is implemented with the signals shelf1, shelf0, and ack_patron.

Consider the behavior of the shop at the handshake level. In this protocol, the first thing the shop does is wait until ack_patron is '0' using the guard procedure. The procedure guard(s, v) takes a signal, s, and a value, v and waits until s = v. The next step in the protocol is to wait
library ieee;
use ieee.std_logic_1164.all;
use work.nondeterminism.all;
use work.handshake.all;
entity wine_example is
end wine_example;
architecture hse of wine_example is
signal bottle1, bottle0: std_logic;
signal ack_wine: std_logic := '0';
signal shelf0, shelf1: std_logic := '0';
signal ack_patron: std_logic;
begins

wineyard_dualrail: process
begin
    z := selection(2);
    if (z = 1) then
        assign(bottle0, '1', 5, inf);
    else
        assign(bottle1, '1', 5, inf);
    end if;
    guard(ack_wine, '1');
    assign(bottle0, '0', 5, 7, shelf1, '0', 5, 7);
    guard(ack_wine, '0');
end process;

shopPA_dualrail: process
begin
    guard(ack_patron, '0');
    guard_or(bottle0, '1', bottle1, '1');
    if bottle0 = '1' then
        assign(shelf0, '1', 1, 2);
    else
        assign(shelf1, '1', 1, 2);
    end if;
    assign(ack_wine, '1', 1, 2);
    guard(ack_patron, '1');
    assign(shelf0, '0', 1, 2, shelf1, '0', 1, 2);
    guard_and(bottle0, '0', bottle1, '0');
    assign(ack_wine, '0', 1, 2);
end process;

patron_dualrail: process
begin
    guard_or(shelf0, '1', shelf1, '1');
    assign(ack_patron, '1', 2, 3);
    guard_and(shelf0, '0', shelf1, '0');
    assign(ack_patron, '0', 2, 3);
end process;
end hse;

end architecture;
state space is not necessary, we are developing partial or-
der techniques which when combined with POET timing
can efficiently yield a result. Finally, more design exam-
les are needed to test the timed circuit methodology.

Acknowledgements

We would like to thank the many other people that have
been involved in the ATACS project: Brandon Bachman,
Jeff Cuthbert, Jie Dai, Hans Jacobson, Sung-tae Jung,
Chris Krieger, Scott Little, Curt Nelson, Allen Sjogren,
and Robert Thacker.

References

using posets. IEEE Transactions on Computer-Aided-Design,
May 2000.

of delayed-reset domino circuits using ATACS. In Proc.
International Symposium on Advanced Research in Asyn-
chronous Circuits and Systems, pages 3-12, April 1999.

using posets. In International Conference on Computer Aided

and S. Rotem. Apparatus and method for self-timed mark-
ing of variable length instructions having length-affecting pre-
fix bytes. Patent granted September 7, 1999, patent number
5,948,096.

ers, and S. Rotem. Branch instruction handling in a self-timed
marking system. Patent granted August 3, 1999, patent num-
ber 5,931,944.

and S. Rotem. Efficient self-timed marking of lengthy variable
length instructions. Patent granted August 24, 1999, patent
number 5,941,982.

Silberman, J. L. Burns, S. D. Polusne, and O. Takahashi.

self-timed multiplier for power and area critical synchronous


and its application to the synthesis and verification of gate-level
timed circuits. IEEE Transactions on Computer-Aided Design,

circuits. In International Conference on Computer-Aided Ver-

[12] Shai Rotem, Ken Stevens, Ron Ginosar, Peter Beeral, Chris
Myers, Kenneth Yun, Rakefet Kol, Charles Dike, Marly Ron-
cken, and Boris Agapiev. RAPFD: An asynchronous instruc-
tion length decoder. In Proc. International Symposium on Ad-
vanced Research in Asynchronous Circuits and Systems, pages
69-70, April 1999.

thesis and verification of deterministic timed systems. In collection
of papers from TAU'00.

V. Conclusions

This paper describes the importance of timed circuits
through several industrial-scale examples which have been
designed or verified using ATACS. This paper has also giv-
en an overview of our timed circuit design methodology.
Much more work though is needed to make timed cir-
cuit design practical. First, we need to develop automatic
translation techniques from the channel level model to the
handshaking level model. We need to continue to de
velop our automatic abstraction techniques for synthesis
and verification. Even with good abstraction, we still need ev-
er more efficient POET techniques for verification when
components are large. Since for verification the entire

Fig. 11. POET timing results for start example.

Fig. 12. Automatic abstraction results for SUN FIFO.