Welcome to the eighth ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'2000), the premier forum for novel work in all areas related to FPGA technology. This year's FPGA Symposium features twenty-two papers describing cutting-edge FPGA work. Authors present new work on FPGA architecture from commercial vendors and universities. Innovative software research highlights high-speed and high-quality FPGA design. Papers also describe novel devices, software, and applications for reconfigurable computing. Finally, FPGA'2000 showcases some very impressive applications of FPGAs. In this year’s program we include two extended papers, combining tutorial presentations with new advances in the use of FPGAs for cryptography and networking.

This year's panel session deals with a major concern of FPGA enthusiasts – given the huge capacities of today’s chips, how do we most effectively harness current devices? Is software mature enough to deliver adequate quality designs? Are designers capable of hand-tuning implementations on such devices? This year we bring together passionate believers in both camps to help decide the issues, as well as application developers caught in the middle of the debate.

FPGA’2000 provides a relaxed environment for informal information exchange, networking and stimulating discussions with the leaders in FPGA research and development from academia and industry. Paper sessions are separated by ample time to peruse the poster presentations and discuss the latest-breaking FPGA news.

Steve Trimberger
General Chair

Scott Hauck
Program Chair
Organizing Committee

General Chair: Steve Trimberger, Xilinx
Program Chair: Scott Hauck, University of Washington
Publicity Chair: Herman Schmit, Carnegie Mellon University
Finance Chair: Sinan Kaptanoglu, Adaptive Silicon

Program Committee

Miron Abramovici, Lucent
Ray Andraka, Andraka Consulting
Mike Bershteyn, Quickturn
Michael Butts, Synopsys
Jason Cong, UCLA
Eugene Ding, Lucent
Carl Ebeling, U. of Washington
Reiner Hartenstein, U. Kaiserslautern
Scott Hauck, U. of Washington
Brad Hutchings, BYU
Sinan Kaptanoglu, Adaptive Silicon
Tom Kean, Algotronix
David Lewis, U. of Toronto
Fabrizio Lombardi, Northeastern U.
Wayne Luk, Imperial College
Margaret Marek-Sadowska, UCSB
Jan Rabaey, UCB
Jonathan Rose, U. of Toronto
Martine Schlag, UCSC
Herman Schmit, CMU
Tim Southgate, Altera
Russ Tessier, U. Mass. – Amherst
Steve Trimberger, Xilinx
John Wawrzynek, UCB
Martin Wong, UT at Austin

Acknowledgements

The organizing committee would like to express our thanks to Lisette Burgos of ACM for assisting in the organization of the symposium and handling the myriad logistical details needed to make this event happen at all. We would also like to thank Candice Swift for administrative assistance critical to making FPGA’2000 a success.
# Table of Contents

## Session 1. FPGA Architectures
Chair: Sinan Kaptanoglu, Adaptive Silicon

1.1 **The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density.** Elias Ahmed, Jonathon Rose, University of Toronto……………………………………………………………………… 3

1.2 **Programmable Memory Blocks Supporting Content-Addressable Memory.** Frank Heile, Andrew Leaver, Kerry Veenstra, Altera………………… 13

1.3 **A Novel High Throughput Reconfigurable FPGA Architecture.** Amit Singh, Luca Macchiarulo, Arindam Mukherjee, Malgorzata Marek-Sadowska, University of California, Santa Barbara………………………………………… 22

## Session 2. Cryptography
Chair: Tom Kean, Algotronix

2.1 **Extended Presentation: An FPGA Implementation and Performance Evaluation of the Serpent Block Cipher.** AJ Elbirt, C Paar, Worcester Polytechnic Institute………………………………………………………………… 33

2.2 **Factoring Large Numbers with Programmable Hardware.** Hea Joung Kim and William H. Mangione-Smith, University of California, Los Angeles…… 41

## Session 3. Technology Mapping
Chair: Mike Bershteyn, Quickturn

3.1 **Technology Mapping for k/m-macrocell Based FPGAs.** Jason Cong, Hui Huang, Xin Yuan, University of California, Los Angeles………………….. 51

3.2 **Technology Mapping Issues for an FPGA with Lookup Tables and PLA-like Blocks.** Alireza Kaviani, Xilinx; Stephen Brown, University of Toronto… 60

3.3 **Heterogeneous Technology Mapping for FPGAs with Dual-Port Embedded Memory Arrays.** Steven J.E. Wilton, University of British Columbia………………………………………………………………………… 67

3.4 **Synthesis for FPGAs with Embedded Memory Blocks.** Jason Cong, Kenneth Yan, University of California, Los Angeles………………………… 75
Session 4. Reconfigurable Computing Systems  
Chair: David Lewis, University of Toronto

4.1 A Reconfigurable Multi-function Computing Cache Architecture. Hue-Sung Kim, Arun K. Somani, Akhilesh Tyagi, Iowa State University........... 85

4.2 A C Compiler for a Processor with a Reconfigurable Functional Unit. Alex Ye, Nagaraj Shenoy, Prithviraj Banerjee, Northwestern University........ 95

Panel: The John Henry Syndrome: 
Humans vs. Machines as FPGA Designers  
Moderator: Herman Schmit, Carnegie Mellon University......................... 101

Session 5. Reconfigurable Computing Applications  
Chair: Mike Butts, Synopsys

5.1 A Representation for Dynamic Graphs in Reconfigurable Hardware and Its Application to Fundamental Graph Algorithms. Lorenz Huelsbergen, Bell Labs, Lucent Technologies......................................................... 105

5.2 The Application of Genetic Algorithms to the Design of Reconfigurable Reasoning VLSI Chips. Moritoshi Yasunaga, University of Tsukuba; Jung Hwan Kim, University of Louisiana; Ikuo Yoshihara, Miyazaki University..... 116


Session 6. Networks and Communications  
Chair: Ray Andraka, Andraka Consulting

6.1 Field Programmable Port Extender (FPX) for Distributed Routing and Queuing. John W. Lockwood, Jon S. Turner, David E. Taylor, Washington University.......................................................... 137

6.2 Implementing a RAKE Receiver for Wireless Communications on an FPGA-based Computer System. Ali M Shankiti, Motorola; Miriam Leeser, Northeastern University.......................................................... 145
Session 7. Issues in Programmable Routing
Chair: Russ Tessier, University of Massachusetts - Amherst

7.1 Generating Highly-Routable Sparse Crossbars for PLDs. Guy G.F. Lemieux, Paul Leventis, David Lewis, University of Toronto .......................... 155

7.2 New Parallelization and Convergence Results for NC: A Negotiation-Based FPGA Router. Pak K. Chan, Martine D.F. Schlag, University of California, Santa Cruz .......................................................... 165

7.3 Automatic Generation of FPGA Routing Architectures from High-Level Descriptions. Vaughn Betz, Jonathon Rose, University of Toronto ............. 175

Session 8. Fault Tolerance, Power Estimation, and Placement
Chair: Martine Schlag, University of California – Santa Cruz

8.1 Tolerating Operational Faults in Cluster-based FPGAs. Vijay Lakamraju, Russell Tessier, University of Massachusetts, Amherst ......................... 187

8.2 Power Estimation Approach for SRAM-based FPGAs. Karlheinz Weiβ, Carsten Oetker, Igor Katchan, Thorsten Steckstor, University of Karlsruhe; Wolfgang Rosenstiel, University of Tübingen ............................................ 195

8.3 Timing-Driven Placement for FPGAs. Alexander (Sandy) Marquardt, Vaughn Betz, Jonathan Rose, Right Track CAD .............................................. 203

Poster Paper Abstracts .................................................................................................................. 215

Author Index .................................................................................................................................. 223