WELCOME

Welcome to the 1999 International Symposium on Low Power Electronics and Design (ISLPED). The symposium provides a forum for the presentation of advances in low power systems and components. All aspects of designing low power products, from fabrication technology and circuits to systems and software, are within the scope of ISLPED. As in previous years, this year’s ISLPED contains a mix of invited talks and contributed papers. All invited talks will be in plenary sessions, and thus can be heard by all attendees. Most other sessions will consist of two parallel tracks, one focusing on systems and CAD and the other focusing on circuits and technology.

A total of 107 contributed papers were received. Many thanks to all the authors who submitted papers. Even with the parallel sessions, we were able to accept only 34 regular papers and 22 poster papers. Poster papers are different from regular papers in several ways. For one thing, even though they are published in the proceedings, poster papers are shorter. In addition, we will have two parallel sessions in which posters will be presented to an audience, but with only 5 minutes available for each. Finally, we will have two poster display sessions during extended breaks, where authors will stand by cardboard displays of their work, and answer questions. The intention is that the author(s) can use the 5 minute presentation time to encourage attendees to stop by later on and view the posters during the extended break. The posters will be split over the two days, with 11 being presented on the first day and 11 on the second day.

Four invited talks will be presented during the plenary sessions in the morning of each day. An evening panel session on the first day will feature a lively discussion on the following topic: “From Devices to Systems: Re-Directing the Future of Low Power Design”. It should be a stimulating event of interest to all attendees. There will be a reception before the evening panel. The symposium concludes with two embedded tutorials, one on “Circuit Styles and Strategies for CMOS VLSI design on SOI” and another on “System-Level Power Optimization: Techniques and Tools.” These tutorials will present state-of-the-art techniques employed currently in the industry as well as future trends.

Many thanks to the technical program committee for all the hard work in reviewing papers, paper selection, and session organization. Additional reviewers have also contributed to the review process, and we acknowledge their contribution. Lists of technical program committee members and of any additional reviewers can be found in the following pages. Many thanks to Synopsys, Inc. for generously hosting the technical program committee meeting. Thanks also to the invited speakers for graciously donating their time and to the panel organizers and panelists for what should prove to be an enlightening and entertaining evening session. Finally, we want to thank the ACM SIGDA and the IEEE Circuits and Systems Society for their sponsorship, and the IEEE Electron Devices Society for their technical support.

We hope you will find the symposium both stimulating and helpful. Please give us your comments and suggestions on any aspects of the conference.

Farid N. Najm
General Chair

David Blaauw and Jason Cong
Technical Program Co-chairs
# TABLE OF CONTENTS

## Keynote Session 1
Chair: David Blaauw

### Session K1.1
**Low Power RF Integrated Circuits: Principles and Practice**  
*A. A. Abidi, H. Darabi* ................................................................. 1

### Session K1.2
**Algorithm and Architecture of a 1V Low Power Hearing Instrument DSP**  
*Finn Møller, Nikolai Bisgaard, John Melanson* ........................................ 7

## Session S1
Low-Power Digital Circuit Techniques
Chair: Kaushik Roy

*S1.1 A Shared-Bitline SRAM Cell Architecture for 1-V Ultra Low-Power Word-Bit Configurable Macrocells*  
*Hiroki Morimura, Satoshi Shigematsu, Shinsuke Konaka* .......................... 12

*S1.2 Retractile Clock-Powered Logic*  
*Nestoras Tzartzanis, William Athas* .................................................. 18

*S1.3 Energy-Efficient Dynamic Circuit Design in the Presence of Crosstalk Noise*  
*Ganesh Balamurugan, Naresh R. Shanbhag* ........................................... 24

## Session S2
Signal Processing Architecture
Chair: Naresh Shanbhag

*S2.1 Energy-Efficient Signal Processing via Algorithmic Noise-Tolerance*  
*Rajamohana Hegde, Naresh R. Shanbhag* .............................................. 30

*S2.2 Reducing Power Consumption of Turbo Code Decoder Using Adaptive Iteration With Variable Supply Voltage*  
*Oliver Yuk-Hang Leung, Chung-Wai Yue, Chi-ying Tsui, Roger S. Cheng* ........ 36

*S2.3 A Low Energy Architecture for Fast PN Acquisition*  
*Christopher Deng, Charles Chien* ..................................................... 42

## Session S3
Power Management and Low Voltage
Chair: Rick Carley

*S3.1 Vibration-to-Electric Energy Conversion*  
*Scott Meninger, Jose Oscar Mur-Miranda, Rajeevan Amirtharajah, Anantha Chandrakasan, Jeffrey Lang* .................................................. 48

*S3.2 Variable Supply-Voltage Scheme with 95%-Efficiency DC-DC Converter for MPEG-4 Codec*  
*Fuyuki Ichiba, Kojiro Suzuki, Shinji Mita, Tadahiro Kuroda, Tohru Furuyama* . 54

*S3.3 Circuit Methods for the Integration of Low Voltage (1.1-1.8V) Analog Functions on System-on-a-Chip IC’s in a Single-Poly CMOS Processes*  
*Vladimir Koifman, Yachin Afek, Joseph Shor* ......................................... 60
Session S4
Cache / Memory Systems
Chair: Christian Piguet
S4.1 Using Dynamic Cache Management Techniques to Reduce Energy in a High-Performance Processor
   Nikolaos Bellas, Ibrahim Hajj, Constantine Polychronopoulos.................................64
S4.2 Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation
   Kanad Ghose, Miltind B. Kamble..............................................................................70
S4.3 Energy Efficient Data Transfer and Storage Organization for a MAP Turbo Decoder Module
   Curt Schurgers, Francky Cathoor, Marc Engels .......................................................76

Session P1
Low Power Circuits
Chair: Barton Brock
P1.1 Mixed-Swing QuadRail for Low Power Dual-Rail Domino Logic
   Bharath Ramasubramanian, Herman Schmit, L. Richard Carley.................................82
P1.2 Databus Charge Recovery: Practical Considerations
   Benjamin Bishop, Mary Jane Irwin...........................................................................85
P1.3 SC5; A Low-Power High-Performance Dynamic Differential Logic Family
   Amr M. Fahim, Mohamed I. Elmasry.........................................................................88
P1.4 Conforming Inverted Data Store for Low Power Memory
   You-Sung Chang, Bong-Il Park, Chong-Min Kyung....................................................91
P1.5 Ultra-Low Power Digital Subthreshold Logic Circuits
   Hendrawan Soeleman, Kaushik Roy..........................................................................94
P1.6 Single-Phase Source-Coupled Adiabatic Logic
   Suhwan Kim, Marios C. Papaefthymiou.....................................................................97

Session P2
System & Analog Low Power Design
Chair: Enrico Macii
P2.1 Global Register Allocation for Minimizing Energy Consumption
   Yumin Zhang, Xiaobo (Sharon) Hu, Danny Z. Chen..................................................100
P2.2 Power Macro-Models for DSP Blocks with Application to High-Level Synthesis
   Subodh Gupta, Farid N. Najm..................................................................................103
P2.3 Power Minimization of High-Performance Submicron CMOS Circuits Using a Dual-V_{dd} Dual-V_{th} (DVDV) Approach
   Muhammad M. Khellah, M. I. Elmasry......................................................................106
P2.4 A Completely On-Chip Voltage Regulation Technique for Low Power Digital Circuits
   L. Richard Carley, Akshay Aggarwal .......................................................................109
P2.5 Comparison of Class A Amplifiers for Low-Power and Low-Voltage Switched Capacitor Applications
   Christoph Schooerer, Dominique Morche, Patrice Senn............................................112

Session S5
Power Estimation
Chair: Rajendran Panda
S5.1 Lower and Upper Bounds on the Switching Activity in Scheduled Data Flow Graphs
   Lars Kruse, Eike Schmidt, Gerd Jochens, Wolfgang Nebel.......................................115
S5.2 Energy-Per-Cycle Estimation at RTL
Subodh Gupta, Farid N. Najm ................................................................. 121
S5.3 Efficient Switching Activity Computation During High-Level Synthesis of
Control-Dominated Designs
A. Bogliolo, L. Benini, B. Riccó, G. De Micheli ........................................ 127
S5.4 Non-Stationary Effects in Trace-Driven Power Analysis
Radu Marculescu, Diana Marculescu, Massoud Pedram ......................... 133

Session S6
Circuit-Level Low-Power Design Techniques
Chair: George Stamoulis
S6.1 Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits
Vijay Sundararajan, Keshab K. Parhi ....................................................... 139
S6.2 Clock Distribution Using Multiple Voltages
Jatuchai Pangjun, Sachin S. Sapatnekar .................................................. 145
S6.3 Monotonic Static CMOS and Dual VT Technology
Tyler Thorp, Gin Yee, Carl Sechen ....................................................... 151
S6.4 VIP - An Input Pattern Generator for Identifying Critical Voltage Drop for
Deep Sub-Micron Designs
Yi-Min Jiang, Tak K. Young, Kwang-Ting Cheng ................................... 156

Evening Panel
From Devices to Systems: Re-Directing the Future of Low Power Design
Moderator: Massoud Pedram
Panelists: William C. Athas, Edmund K. Cheng, Robert P. Colwell,
William P. Kaiser, Jose Munoz, Saed Younis ........................................ 162

Keynote Session 2

Session K2.1
Technology and Design Challenges for Low Power and High Performance
Vivek De, Shekhar Borkar ........................................................................ 163

Session K2.2
Advanced Battery Systems: Chemistry, Construction and Characteristics
Subbarao Surampudi .............................................................................. 169

Session S7
Digital Logic and Arithmetic
Chair: John Arends
S7.1 Power Scalable Processing Using Distributed Arithmetic
Rajeevan Amirtharajah, Thucydides Xanthopoulos, Anantha Chandrakasan ......................................................... 170
S7.2 Challenges in Clockgating in a Low Power ASIC Methodology
David Garrett, Mircia Stan, Alvar Dean ................................................ 176
S7.3 Modeling and Automating Selection of Guarding Techniques for Datapath
Elements
William E. Dougherty, Donald E. Thomas ........................................... 182
S7.4 The Design of a Low Energy FPGA
Varghese George, Hui Zhang, Jan M. Rabaei ....................................... 188
Session S8
Power Aware System Design
Chair: Diana Marculescu
S8.1 Stochastic Modeling of a Power-Managed System: Construction and Optimization
Qinra Qiu, Qing Wu, Massoud Pedram ................................................................. 194
S8.2 The Impact of Battery Capacity and Memory Bandwidth on CPU Speed-Setting: A Case Study
Thomas L. Martin, Daniel P. Siewiorek .................................................................................. 200
S8.3 Selective Instruction Compression for Memory Energy Reduction in Embedded Systems
Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino ........................................... 206
S8.4 Energy-Efficient Design of Battery-Powered Embedded Systems
Tajana Simunic, Luca Benini, Giovanni De Micheli .......................................................... 212

Session S9
Low Voltage Technology and Modeling
Chair: Jim Burr
S9.1 A Physical Alpha-Power Law MOSFET Model
Keith A. Bowman, Blanca L. Austin, John C. Elie, Xinghai Tang, James D. Meindl .......... 218
S9.2 Hysteresis Effect in Floating-Body Partially-Depleted SOI CMOS Domino Circuits
R. Puri, C. T. Chuang ........................................................................................................... 223
S9.3 Impact of Using Adaptive Body Bias to Compensate Die-to-Die Vt Variation on Within-Die Vt Variation
Siva Narendra, Dimitri Antoniadis, Vivek De ................................................................. 229

Session S10
Integrated Wireless Subsystems
Chair: Lou Williams
S10.1 A 1.2V, 430 MHz, 4dBm Power Amplifier and a 250µW Front-End, Using a Standard Digital CMOS Process
T. Melly, A.-S. Porret, C. C. Enz, M. Kayal, E. Vittoz ......................................................... 233
S10.2 CMOS Front-End LNA-Mixer for Micropower RF Wireless Systems
Razieh Rofougaran, Tsung-Hsien Lin, William J. Kaiser .................................................... 238
S10.3 Differential PLL for Wireless Applications Using Differential CMOS LC-VCO and Differential Charge Pump
Ayman ElSayed, Akbar Ali, M. I. Elmasry ............................................................................. 243

Session P3
Circuit Design & Optimization
Chair: Chi-ying Tsui
P3.1 Passive Precharge and Ripple Power Logic (PPRPL)
Samuel B. Schaevitz, Christopher Lin .................................................................................. 249
P3.2 Technology Scaling Behavior of Optimum Reverse Body Bias for Standby Leakage Power Reduction in CMOS IC’s
Ali Keshavarzi, Siva Narendra, Shekhar Borkar, Charles Hawkins, Kausik Roy, Vivek De ......................................................................................................................... 252
P3.3 An Architectural Solution for the Inductive Noise Problem Due to Clock-Gating
Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Vivek Tiwari ............................................ 255

viii
P3.4 An Optimization Technique for Dual-Output Domino Logic
   Sumant Ramprasad, Ibrahim N. Hajj, Farid N. Najm ........................................258
P3.5 Statistically Optimized Asynchronous Barrel Shifters for Variable Length
   Codes
   Peter A. Beerel, Sangyun Kim, Pei-Chuan Yeh, Kyeounsoo Kim ............................261
P3.6 Inverse Polarity Techniques for High Speed/Low-Power Multipliers
   Pascal C. H. Meier, Rob A. Rutenbar, L. Richard Carley .................................264

Session P4
Architecture & Systems

Chair: Mahadevanurty Nemani

P4.1 Instruction Fetch Energy Reduction Using Loop Caches for Embedded
   Applications With Small Tight Loops
   Lea Hwang Lee, Bill Moyer, John Arends .......................................................267
P4.2 A Methodology for Power Efficient Partitioning of Data-Dominated Algorithm
   Specifications Within Performance Constraints
   K. Masselos, K. Danckaert, F. Catthoor, C. E. Goutis, H. DeMan ....................270
P4.3 Way-Predicting Set-Associative Cache for High Performance and Low Energy
   Consumption
   Koji Inoue, Tohru Ishihara, Kazuaki Murakami ..............................................273
P4.4 Designing Power Efficient Hypermedia Processors
   Chunho Lee, Johnson Kin, Miodrag Potkonjak, William H. Mangione-Smith ........276
P4.5 Dynamic Power Estimation Using the Probabilistic Contribution Measure (PCM)
   Hoon-Sang Jin, Myung-Soo Jang, Jin-Suk Song, Jin-Yong Lee, Taek-Soo Kim,
   Jeong-Taek Kong .........................................................................................279

Tutorial 1

T1 Circuit Styles and Strategies for CMOS VLSI Design on SOI
   Fari Assaderaghi ...............................................................................................282

Tutorial 2

T2 System-Level Power Optimization: Techniques and Tools
   Luca Benini, Giovanni De Michell ....................................................................288
1999 ISLPED Executive
Committee and Symposium Officers

General Chair
Farid N. Najm, University of Illinois at Urbana-Champaign

Technical Program Chairs
Jason Cong, UCLA
David Blaauw, Motorola

Local Arrangements Chair
Paul Chau, UC San Diego

Treasurer
Mary Jane Irwin, Penn. State University

Demo Booth Co-ordinator
Sasan Iman, Simantis

Publicity Chair
Ingrid Verbauwhede, UCLA

Other Members of the EC
Brock Barton, Texas Instruments
Robert Brodersen, UC Berkeley
Anantha Chandrakasan, MIT
Edmund K. Cheng, Syn Berkeley
Dan Dobberpuhl, SiByte
Sayfe Kiaei, Motorola
Massoud Pedram, USC
Jan Rabaey, UC Berkeley
Takayasu Sakurai, University of Tokyo
Chrisr Svensson, Linkoping University
Bruce Wooley, Stanford University

1999 ISLPED Technical Program Committee

John Arends, Motorola, Inc.
Bill Athas, University of Southern California
Brock Barton, Texas Instruments
Luca Benini, Università di Bologna
Shekhar Borkar, Intel Corporation
Bill Bowhill, Compaq
Bob Brodersen, University of California at Berkeley
Jim Burr, SUN Microsystems Laboratories
Rick Carley, Carnegie Mellon University
Anantha Chandrakasan, Massachusetts Institute of Technology
Ed Cheng, Synopsys, Inc.
Giovanni De Micheli, Stanford University
Christian Enz, Conexant Systems, Inc.
Thad Gabara, Lucent Technologies
Mary Jane Irwin, Pennsylvania State University
William Kaiser, University of California at Los Angeles
Tadahiro Kuroda, Toshiba Corporation
Enrico Macii, Politecnico di Torino
Sharad Malik, Princeton University
Radu Marculescu, University of Minnesota
Renu Mehta, Synopsys, Inc.
Satyen Mukerjee, Philips Research
Unni Narayanan, Intel Corporation
Wolfgang Nebel, Ossietzky University
Mahadevamurthy Nemani, Intel Corporation
Chris Nicol, Lucent Technologies
Rajendran Panda, Motorola, Inc.
Massoud Pedram, University of Southern California
Christian Piquet, CSEM-Centre Suisse d'Électronique et de Microtechnique
Miudrag Potonjak, University of California at Los Angeles
Jan Rabaey, University of California at Berkeley
Kaushik Roy, Purdue University
Takayasu Sakurai, University of Tokyo
Naresh Shanbhag, University of Illinois at Urbana-Champaign
Mircea Stan, University of Virginia
Ravi Subrahmanyan, National Semiconductor
Chi-Ying Tsui, Hong Kong University of Science & Technology
Katsuhiro Ueda, Matsushita Electronic Ind. Co., Ltd.
Ingrid Verbauwhede, University of California at Berkeley
Louis Williams, Texas Instruments
Other Reviewers

The Technical Program Committee wishes to acknowledge the time and effort spent by the following people in reviewing papers.

Steve Avery
Ganesh Balamurugan
Nikos Bellas
Alessandro Bogliolo
Ken Burch
Neil Burgess
Jui-Ming Chang
Ki-seok Chung
Chih-Shun Ding
Charutosh Dixit
Franco Fummi
David Garrett
Manish Goel
Raj Hegde
Cheng-Ta Hsieh
Gerd Jochens
Darko Kirovski
Lars Kruse
Samir Lejmi

Alberto Macii
Jean-Marc Masgonty
Diana Marculescu
David Meinhart
Malena Mesarina
Bill Moyer
Giuseppe Odasso
Massimo Poncino
Qinru Qiu
Gang Qu
Riccardo Scarsi
Supamas Sirichotiyakul
Eike Schmid
Mohamed Soufi
Arnaud Tisserand
Jennifer L. Wong
Qing Wu
Roberto Zafalon
## Author Index

### A
- Abidi, A. A. 1
- Afek, Y. 60
- Aggarwal, A. 109
- Ali, A. 243
- Amirtharajah, R. 48, 170
- Antoniadis, D. 229
- Arends, J. 267
- Assaderaghi, F. 282
- Athas, W. 18
- Athas, W. C. 162
- Austin, B. L. 218

### B
- Balamurugan, G. 24
- Beecel, P. A. 261
- Bellas, N. 64
- Benini, L. 127, 206, 212, 288
- Bsguard, N. 7
- Bishop, B. 85
- Bogliolo, A. 127
- Borkar, S. 163, 252
- Bowman, K. A. 218

### C
- Curley, L. R. 82, 109, 264
- Cattoor, F. 76, 270
- Chandrakasan, A. 48, 170
- Chuang, Y.-S. 91
- Chen, D. Z. 100
- Cheng, E. K. 162
- Cheng, K.-T. 156
- Cheng, R. S. 36
- Chien, C. 42
- Chuang, C. T. 223
- Colwell, R. P. 162

### D
- Dauksaert, K. 270
- Darabi, H. 1
- De Micheli, G. 127, 212, 288
- De, V. 163, 229, 252
- Dean, A. 176
- Deman, H. 270
- Deng, C. 42
- Dougherty, W. E. 182

### E
- Eble, J. C. 218
- Elmasry, M. I. 88, 106, 243
- Elsayed, A. 243
- Engels, M. 76
- Enz, C. C. 233

### F
- Fahim, A. M. 88
- Furuyama, T. 54

### G
- Garrett, D. 176
- George, V. 188
- Ghose, K. 70
- Goutis, C. E. 270
- Gupta, S. 103, 121

### H
- Hajji, I. 64
- Hajji, L. N. 258
- Hawkins, C. 252
- Hegde, R. 30
- Hu, X. 100

### I
- Ichiba, F. 54
- Inoue, K. 273
- Irwin, M. J. 85
- Ishihara, T. 273

### J
- Jang, M.-S. 279
- Jiang, Y.-M. 156
- Jin, H.-S. 279
- Jochens, G. 115

### K
- Kaiser, W. J. 238
- Kaiser, W. P. 162
- Kamble, M. B. 70
- Kayal, M. 233
- Kesavaran, A. 252
- Khelifa, M.-M. 106
- Kim, K. 297
- Kim, S. 97, 261
- Kim, T.-S. 279
- Kin, J. 276
- Kofman, V. 60
- Konaka, S. 12
- Kong, J.-T. 279
- Kruse, L. 115
- Kuroda, T. 54
- Kyung, C.-M. 91

### L
- Lang, J. 48
- Lee, C. 276
- Lee, J.-Y. 279
- Lee, L. H. 267
- Leung, O. Y.-H. 36
- Lin, C. 249
- Lin, T.-H. 238

### M
- Macii, A. 206
- Macii, E. 206
- Mangione-Smith, W. H. 276
- Marculescu, D. 133
- Marculescu, R. 133
- Martin, T. L. 200
- Masselos, K. 270
- Meier, P. C. H. 264
- Meindl, J. D. 218
- Melanson, J. 7
- Melly, T. 233
- Meninger, S. 48
- Mia, S. 54
- Möller, F. 7
- Morche, D. 112
- Mozumder, H. 12
- Moyer, B. 267
- Munoz, J. 162
- Mur-Miranda, J. O. 48
- Murakami, K. 273

### N
- Najm, F. N. 103, 121, 258
- Narendra, S. 229, 252
- Nebel, W. 115

### P
- Pangjuin, J. 145
- Pant, M. D. 255
- Pant, P. 255
- Pappas, H. M. 97
- Patki, K. K. 139
- Park, B. I. 91
- Pedram, M. 133, 194
- Polychronopoulos, C. 64
- Ponce, M. 206
- Porret, A.-S. 233
- Potkonjak, M. 276
- Puri, R. 223

### Q
- Qui, Q. 194

### R
- Rabaei, J. M. 188
- Ramasubramanian, B. 82
- Ramprasad, S. 258
- Ricciò, B. 127
- Rofougaran, R. 238
- Roy, K. 94, 252
- Rutenbur, R. A. 264
<table>
<thead>
<tr>
<th>S</th>
<th>T</th>
<th>X</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sapatnekar, S. S.</td>
<td>Tang, X.</td>
<td>Xanthopoulos, T.</td>
</tr>
<tr>
<td>Schaevitz, S. B.</td>
<td>Thomas, D. E.</td>
<td></td>
</tr>
<tr>
<td>Schmidt, E.</td>
<td>Thorp, T.</td>
<td></td>
</tr>
<tr>
<td>Schmit, H.</td>
<td>Tiwari, V.</td>
<td></td>
</tr>
<tr>
<td>Schurgers, C.</td>
<td>Tsui, C.-Y.</td>
<td></td>
</tr>
<tr>
<td>Schwoerer, C.</td>
<td>Tzartzanis, N.</td>
<td></td>
</tr>
<tr>
<td>Scmen, C.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Semm, P.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Shunbhag, N. R.</td>
<td>24, 30</td>
<td></td>
</tr>
<tr>
<td>Stigematsu, S.</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>Shor, J.</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>Siewiorek, D. P.</td>
<td>200</td>
<td></td>
</tr>
<tr>
<td>Simunic, T.</td>
<td>212</td>
<td></td>
</tr>
<tr>
<td>Soelman, H.</td>
<td>94</td>
<td></td>
</tr>
<tr>
<td>Song, J.-S.</td>
<td>279</td>
<td></td>
</tr>
<tr>
<td>Stan, M.</td>
<td>176</td>
<td></td>
</tr>
<tr>
<td>Sundararajan, V.</td>
<td>139</td>
<td></td>
</tr>
<tr>
<td>Surampudi, S.</td>
<td>169</td>
<td></td>
</tr>
<tr>
<td>Suzuki, K.</td>
<td>54</td>
<td></td>
</tr>
</tbody>
</table>

**W**
| Wills, D. S.                        | 255                                 | Zhang, H.                           |
| Wu, Q.                              | 194                                 | Zhang, Y.                           |

**Y**
| Yee, G.                             | 151                                 |                                     |
| Yeh, P.-C.                          | 261                                 |                                     |
| Young, T. K.                        | 156                                 |                                     |
| Younis, S.                          | 162                                 |                                     |
| Yue, C.-W.                          | 36                                  |                                     |
Session Index

Keynote 1
S1 Low-Power Digital Circuit Techniques
S2 Signal Processing Architecture
S3 Power Management and Low Voltage
S4 Cache / Memory Systems
P1 Low Power Circuits
P2 System & Analog Low Power Design
S5 Power Estimation
S6 Circuit-Level Low-Power Design Techniques
Panel From Devices to Systems: Re-Directing the Future of Low Power Design

Keynote 2
S7 Digital Logic and Arithmetic
S8 Power Aware System Design
S9 Low Voltage Technology and Modeling
S10 Integrated Wireless Subsystems
P3 Circuit Design & Optimization
P4 Architecture & Systems
T1 Tutorial 1: Circuit Styles and Strategies for CMOS VLSI design on SOI
T2 Tutorial 2: System-level power optimization: techniques and tools