LEOPARD: A Logical Effort-based fanout OPtimizer for AREa and Delay

Peyman Rezvani, Amir H. Ajami, Massoud Pedram, Hamid Savoji

University of Southern California
Los Angeles, CA
{peyman, aajami, massoud}@zugros.usc.edu

Magma Design Automation, Inc.
Cupertino, CA
hamid@magma-da.com

Abstract

We present LEOPARD, a fanout optimization algorithm based on the effort delay model for near-continuous size buffer libraries. Our algorithm minimizes area under required timing and input capacitance constraints by finding the tree topology and assigning different gains to each buffer to minimize the total buffer area. Experimental results show that the new algorithm achieves significant buffer area improvement compared to previous approaches.

1. Introduction

Very often in a design, a signal needs to be distributed to several destinations under some timing constraint at each destination. In practice there may also be a limitation on the load that can be driven by the source signal. Fanout optimization is the problem of finding a buffer tree topology and sizing of the buffers in this topology so as to satisfy the constraints.

Since logical buffers must finally be mapped to physical buffers in the library, a more realistic problem is to find the optimum sizes for the buffers from the set of sizes available in the library. This problem has been proved to be NP-complete [1]. More recently, however, researchers [4],[3] used near-continuous rather than discrete size libraries. This greatly simplifies the problem and allows more powerful optimization techniques to be applied. At the same time, the number of discrete sizes for inverters in a typical ASIC library has increased to the extent that a near-continuous inverter sizing model has become a valid and fairly accurate model.

In [3], the authors simplified the fanout optimization problem by restricting the search space to a subset of trees and showed that the results still compare very favorably with the algorithms that consider larger set of topologies. The author used a dynamic programming approach to implicitly enumerate the set of all LT-trees and find the optimal LT-tree topology and sizing. [4] also restricted the search space to a certain type of trees called fanout-free trees and showed that there still exists an optimal solution in this search space under a gain-based delay model. Fanout-free trees (which are the same as LT-trees of type-I) are trees in which a buffer can drive at most one other buffer.

In this paper, we present an algorithm that finds the fanout tree topology and sizing of the buffers in the tree by decomposing the whole problem into subproblems and solving each subproblem separately for each sink. The solutions to the subproblems are then merged to form the solution to the whole problem. Our derivation relies on the notions of logical and electrical effort first proposed by Sutherland [6].

Sutherland [6] minimizes the delay along any single path by assigning equal effort to each stage on that path. While this approach is proved to minimize the delay, it does not necessarily result in area-optimal solution. Kung [4], on the other hand, solves the fanout optimization problem so as to minimize the input capacitance seen at the source subject to timing constraints for the sinks and without any consideration of total buffer area.

Our approach, however, in addition to finding the minimum achievable load capacitance on the driver, can also minimize the total buffer area subject to some input load capacitance constraint for the driver. The latter is important because it allows us to trade off the propagation delay through the source driver and that through the rest of the buffer tree and thus reduce the total buffer area without much increase in the overall delay. Experimental results show an area improvement of 38% compared to Sutherland and 20% compared to Kung with a 5% increase in the input capacitance constraint and an area improvement of 38% compared to previous fanout optimization methods.

The remainder of this paper is organized as follows: In section 2, the problem of fanout optimization is formulated. In section 3, the delay model being used in this paper is explained. Section 4 explains the proposed algorithm. In section 5, experimental results are shown and in section 6, we conclude the paper.

2. Problem Formulation

Problem 1:

Given the source of a signal Q with maximum driving capability C_{in} and a sink S with capacitive load C_L, polarity P and required time T_R, find the optimum number of buffers for a buffer chain and the appropriate sizing for them to minimize area such that the delay from Q to S is less than or equal to T_R.

Problem 2:

Given the source of a signal Q with maximum driving capability C_{in} along with a set of sinks S_i to any of which is assigned a triplet (C_L, T_R, P_i) where C_L is the capacitive load, T_R is the required time and P_i is the polarity of the sink S_i, find a fanout tree of buffers and appropriate sizing for them to minimize the area such that the timing constraint and the polarity required at each sink is satisfied.

The objective function, area, in both of the two problems is considered to be the sum of the input capacitances of all the buffers which is reasonable with the assumption of continuous sizing for gates.

3. Delay Model

The delay model we are using in this paper is based on the method of logical effort presented in [6]. This method is a reformulation of the conventional RC model of CMOS gate delay.

Using the same terminology as in [6] the delay of a gate is defined to be:

\[ d = \tau(p + gh) \]  

(1)

\( \tau \) is a time unit that characterizes the semiconductor process being used. It is only used to convert the unit-less part of \((p+gh)\) to the time unit. For simplicity we do not consider \( \tau \) from now on. \( p \) is the parasitic delay of the gate and the major contribution to it is the capacitance of the source/drain regions of the transistors that drive the output. Throughout this paper we use \( T_{in} \) as the parasitic delay for an inverter. \( g \) is called the logical effort of the gate and depends only on the topology of the gate and the ability to produce output current. This value for an inverter is assumed to be 1 and for other gates calculated based on their internal topologies. Basically logical effort of a logic gate tells how much worse

1. This work was supported by National Science Foundation under Grant No. MIP-9628999 and by Semiconductor Research Corporation under Grant No. 98-DJ-606.
it is at producing output current than is an inverter, given that each of its inputs may contain only the same input capacitance as the inverter. \( h \) is called the electrical effort (also called gain) of the gate and is defined to be the ratio of the output capacitance of the gate to the input capacitance at one of the input pins. Basically the electrical effort describes how the electrical environment of the logic gate affects performance and how the size of the transistors in the gate determines its load-driving capability.

The important point is that \( p \) and \( g \) are independent of the size of the gate and the only factor that is affected by sizing is the electrical effort \( h \). [6] shows how \( g \) and \( p \) are independent of sizing by doing the reformulation to define the four factors \( t, p, g \) and \( h \) in terms of the resistance and capacitance of a minimum size inverter and a template gate representing the topology of the gate. For details refer to [6].

4. Algorithm

In section 4.1 we solve Problem 1 and in sections 4.2 and 4.3 we solve Problem 2.

4.1. Buffer Chain for Single Sink

For this problem we have a chain of buffers between the source and the sink. We define the variables of the problem to be the electrical efforts of the \( n \) buffers \( h_1, h_2, ..., h_n \) (cf. Fig. 1).

![Fig. 1: Buffer Chain.](image)

Thus the overall area as a function of \( n \) and \( h_i \)'s would be:

\[
\text{Area}(n) = \sum_{i=1}^{n} C_i = \sum_{i=1}^{n} \frac{C_i}{\prod_{j=1}^{i} h_j}
\]

(2)

The goal would be to find \( n \) and all \( h_i \)'s to minimize the area while both the timing and input capacitance constraints are satisfied.

**Theorem 1.** The delay of the optimum buffer chain solution for Problem 1 is exactly equal to the specified required time \( T_R \).

**Proof:** For the sake of brevity we do not go through the details of the proof and just mention that the area is a monotonically decreasing function of \( h_i \)'s and since the delay along the path for some \( n \) is \( n p_{inv} + \Sigma h_i \) we can always increase some \( h_i \) to decrease the area till we get to the point where the delay is equal to the required time. ■

To find the optimum number of stages \( n \), we use the maximum input capacitance constraint \( C_1 \leq C_{\text{in}} \).

The input capacitance for the first buffer is computed as follows:

\[
C_1 = \frac{C_L}{\prod_{j=1}^{i} h_j}
\]

(3)

Using equation (3), the input capacitance constraint can be restated as follows:

\[
H = \prod_{j=1}^{n} h_i \geq \frac{C_L}{C_{\text{in}}}
\]

(4)

**Theorem 2.** \( H^p \) achieves its maximum value when all \( h_i \)'s are equal.

**Proof:** According to Theorem 1, the summation of all \( h_i \)'s is constant for any given number of buffers. Since the product of some variables with a constant summation is maximum when all the variables are equal, all \( h_i \)'s have to be equal to maximize \( H \).

The \( n \) buffers have parasitic delay of \( n p_{inv} \) thus the overall effort delay for the whole path would be \( T_R - n p_{inv} \), where \( T_R \) is the required time at the sink, or the delay through the whole path according to Theorem 1. This implies that:

\[
h_i = H = \frac{T_R - n p_{inv}}{n} \quad \forall i = 1, ..., n
\]

(5)

So the maximum of \( H \), named \( \overline{H} \) as a function of \( n \) would be:

\[
\overline{H} = \left( \frac{T_R - n p_{inv}}{n} \right)^n
\]

(6)

Note that for the equation 6 to have a meaningful physical interpretation, the nominator has to be positive and that means \( n \) should be less than \( T_R / p_{inv} \).

\[
\text{Fig. 2: Plot of } \overline{H} = \max(\prod h_i) \text{ vs. } n.
\]

\[
\overline{H} \text{ is drawn in Fig. 2. By taking the derivative of } \overline{H} \text{ and setting it equal to zero, we find that it has its maximum value at:}
\]

\[
\hat{n} = T_R \times \lambda(p_{inv})
\]

(7)

**Theorem 3.** The function \( \lambda(p_{inv}) \) is the solution to the nonlinear equation \( xe^x = \hat{n} \). For further information about \( \lambda \) function refer to [2].

It is interesting to note that:

\[
\lim_{p_{inv} \to 0} \lambda(p_{inv}) = 1
\]

which allocates the well-known gain of \( e \) to each buffer [5].

With these observations, we propose the algorithm in Fig. 3 to find the optimum number of buffers and also the optimum sizing for them.

```
algorithm OptN (C_{\text{in}}, C_L, T_R, P)
1. begin
2. \( (\hat{n}_1, \hat{n}_2) = \text{solve} (\left( \frac{T_R - n p_{inv}}{n} \right)^n = \frac{C_L}{C_{\text{in}}}) \);
3. \( n = \min (\hat{n}_1, T_R / p_{inv}) \);
4. for \( n = \hat{n}_1, ..., \hat{n}_2 \) step 2
5. \{ h \} = \{ C_1 \leq C_{\text{in}}, ST \text{ delay} \leq T_R \}
6. return (best \( n \), best \{ h \});
8. end;
```

**Fig. 3: Algorithm OptN.**

Note that for a certain \( n \), we can have different \( h_i \)'s that result in different areas and input capacitances. Among all the values that \( h_i \)'s can assume, only those which result in \( H \) larger than \( C_L / C_{\text{in}} \) satisfy the input capacitance constraint (cf. equation (4)). In other words, only the points above the line \( C_L / C_{\text{in}} \) are acceptable. Thus for Case I in Fig. 2 there is no feasible solution.

To find the optimum solution, we intersect the line \( C_L / C_{\text{in}} \) with the graph \( \overline{H} \) (cf. line 2 of Fig. 3 and Case III in Fig. 2) which results in \( \hat{n}_1 \) and \( \hat{n}_2 \). Note that there always exists an \( \hat{n}_1 \) unless the line is passing below unity and that means \( C_L \) is less than \( C_{\text{in}} \) which has the trivial solution of “no buffers”. On the other hand there exists an upper-bound on the number of buffers because of the intrinsic delay which has to be less than the delay of the whole path, that is the number of buffers has to be less than \( T_R / p_{inv} \).
The value of $\overline{P}_k(n_k)$ when $n_k$ is calculated from (7), thus the minimum acceptable input capacitance would be:

$$C_k = \frac{C_{L_k}}{\mu(T_{R_k}, p_{inv})}$$

We introduce $k$ new variables $x_k$ for $k = 1, \ldots, m$ such that:

$$C_{L_k} = C_k + x_k$$

Our heuristic is to find $x_i$’s in such a way that their ratio is proportional to the slope of the graph in Fig. 2. The motivation behind this heuristic is the fact that between two branches, the one with smaller slope gains a larger change in the number of buffers when there is a small change in input capacitance (moving the line $C_{L_k} / C_{L_k}$). Compare this with the branch with a large slope, which would gain a smaller change in the number of buffers when there is the same change in its input capacitance.

We estimate this slope with the difference of the top point and the minimal point of the graph for $H$. The number of stages that leads to the maximum $H$ was computed by equation (7).

With all these we propose our heuristic as in Fig. 6.

```
algorithm InCapAlloc(C_{in}, \{C_L\}, \{T_R\})
1. begin
2. for $k = 1, \ldots, m$
3. $C_k = \frac{C_{L_k}}{\mu(T_{R_k}, p_{inv})}$;
4. \{$x$\} = solve:
5. $\sum_{k=1}^{m} (C_k + x_k) = C_{in}$
6. $\forall k = 2, \ldots, m$
7. $x_k = \frac{\mu(T_{R_k}, p_{inv})}{\mu(T_{R_k}, p_{inv} - 1)} \times T_{R_k}(p_{inv})$
8. for $k = 1, \ldots, m$
9. $C_{L_k} = C_k + x_k$;
10. return \{$C_L$\};
end
```

After finding the allocated input capacitances, we will end up with $m$ sub-problems that can be optimally solved by the algorithm presented in section 4.1

### 4.3. Merging Buffer Chains

So far, we have been assuming to have a continuous-sized buffer library. In reality the ASIC library has a finite (and hopefully large) number of gate sizes. So we need to map the solution to one consistent with the library. The main problem during this transformation is that due to round-up errors, the total gate area might be significantly increased. For example a buffer size of 0.35 will be mapped to a buffer size of 1. Now, if we could merge two buffers of size 0.35 each to one buffer of size 1, the area increased is minimized. This is the main rationale for doing merging (transforming $T$ to $T^*$ in our terminology), something similar to the split transformation but in the other way(cf. Fig. 4).

We clearly also have to be concerned about satisfying the timing constraints of using this transformation. We want to do the merging in such a way that all the timing constraints still be satisfied and the area (as well as the input capacitance of the very first stage) be the same. Very similar to the proof of Lemma 1, it can be proved for the merging transformation to have exactly the same area and delay, the electrical effort of the buffers to be merged should be the same. Since we optimize each branch with respect to the corresponding sink, the electrical efforts of buffers may not necessarily be equal. Thus we define a constant $\varepsilon$ and merge two buffers as long as the difference between the gains of them is less than or equal to $\varepsilon$ percent.

The merging is done starting at the source of the signal, proceeding towards the sinks preserving the area while merging so as not to increase the capacitive load imposed on the previous stage beyond its expected load.
5. Experimental Results

We have three different groups of experiments. In the first group, we compare the results of LEOPARD in section 4.1 with an algorithm that minimizes the delay through the path. We have implemented the algorithm presented by Sutherland to minimize the delay. The results of our algorithm are compared with the results of our implementation of Sutherland’s in Table 1.

For all the experiments in Table 1, the minimization problems of our algorithm were solved using Matlab Optimization Toolbox ver. 1.5.2.

We first minimized the path delay with a maximum input capacitance constraint using Sutherland’s method. Then we used this minimum delay as our timing constraint for minimizing area. In the 2nd and 3rd columns, we present Sutherland’s results, and in the 4th and 5th columns we give our results for the same delay values. As expected, the area and delay results are almost the same. However when we give LEOPARD a 5% additional slack, we can reduce the area by an average of 38% as shown in columns 6 and 7.

Next we show the comparison of LEOPARD results with the results of our implementation of Kung’s algorithm [4].

Table 1: Comparison with Sutherland.

<table>
<thead>
<tr>
<th>Prob#</th>
<th>Delay</th>
<th>Area</th>
<th>Delay</th>
<th>Area</th>
<th>Delay</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5.78</td>
<td>233</td>
<td>5.78</td>
<td>225</td>
<td>6.00</td>
<td>190</td>
</tr>
<tr>
<td>2</td>
<td>5.66</td>
<td>19</td>
<td>5.66</td>
<td>19</td>
<td>6.00</td>
<td>15</td>
</tr>
<tr>
<td>3</td>
<td>5.66</td>
<td>39</td>
<td>5.67</td>
<td>36</td>
<td>6.00</td>
<td>30</td>
</tr>
<tr>
<td>4</td>
<td>4.48</td>
<td>65</td>
<td>4.48</td>
<td>62</td>
<td>5.00</td>
<td>20</td>
</tr>
<tr>
<td>5</td>
<td>6.87</td>
<td>43</td>
<td>6.88</td>
<td>40</td>
<td>7.00</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td>9.52</td>
<td>223</td>
<td>9.52</td>
<td>213</td>
<td>9.60</td>
<td>123</td>
</tr>
</tbody>
</table>

Table 2: Comparison with Kung.

<table>
<thead>
<tr>
<th>Prob#</th>
<th>Sinks</th>
<th>InCap</th>
<th>Area</th>
<th>InCap</th>
<th>Area</th>
<th>InCap</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
<td>46.15</td>
<td>176</td>
<td>46.15</td>
<td>173</td>
<td>48.45</td>
<td>154</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
<td>51.69</td>
<td>611</td>
<td>51.69</td>
<td>609</td>
<td>54.27</td>
<td>504</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>53.28</td>
<td>916</td>
<td>53.28</td>
<td>913</td>
<td>55.94</td>
<td>739</td>
</tr>
<tr>
<td>4</td>
<td>12</td>
<td>160.99</td>
<td>2025</td>
<td>160.99</td>
<td>2002</td>
<td>169.04</td>
<td>1599</td>
</tr>
<tr>
<td>5</td>
<td>17</td>
<td>432.13</td>
<td>3375</td>
<td>432.13</td>
<td>3344</td>
<td>483.74</td>
<td>2743</td>
</tr>
<tr>
<td>6</td>
<td>10</td>
<td>426.59</td>
<td>2304</td>
<td>426.59</td>
<td>2284</td>
<td>447.91</td>
<td>1901</td>
</tr>
<tr>
<td>7</td>
<td>15</td>
<td>101.06</td>
<td>4230</td>
<td>101.06</td>
<td>4183</td>
<td>106.11</td>
<td>3333</td>
</tr>
<tr>
<td>8</td>
<td>4</td>
<td>54.57</td>
<td>664</td>
<td>54.57</td>
<td>658</td>
<td>57.29</td>
<td>551</td>
</tr>
<tr>
<td>9</td>
<td>4</td>
<td>110.80</td>
<td>571</td>
<td>110.80</td>
<td>566</td>
<td>116.34</td>
<td>479</td>
</tr>
<tr>
<td>10</td>
<td>4</td>
<td>27.70</td>
<td>455</td>
<td>27.70</td>
<td>450</td>
<td>29.08</td>
<td>356</td>
</tr>
</tbody>
</table>

Table 3: Comparison with SIS.

<table>
<thead>
<tr>
<th>Prob#</th>
<th>Sinks</th>
<th>LEOPARD cont. sizing</th>
<th>LEOPARD discrete sizing</th>
<th>SIS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Delay</td>
<td>Area</td>
<td>Area</td>
</tr>
<tr>
<td>1</td>
<td>12</td>
<td>0.093</td>
<td>3920</td>
<td>5281</td>
</tr>
<tr>
<td>2</td>
<td>6</td>
<td>0.032</td>
<td>3902</td>
<td>4676</td>
</tr>
<tr>
<td>3</td>
<td>21</td>
<td>0.065</td>
<td>6090</td>
<td>20952</td>
</tr>
<tr>
<td>4</td>
<td>14</td>
<td>0.093</td>
<td>3932</td>
<td>5281</td>
</tr>
<tr>
<td>5</td>
<td>21</td>
<td>0.060</td>
<td>7220</td>
<td>11952</td>
</tr>
<tr>
<td>6</td>
<td>12</td>
<td>0.045</td>
<td>4814</td>
<td>7857</td>
</tr>
<tr>
<td>7</td>
<td>16</td>
<td>0.087</td>
<td>6327</td>
<td>12315</td>
</tr>
</tbody>
</table>

Table: Comparison with Continuous Sizing LEOPARD.

<table>
<thead>
<tr>
<th>Prob#</th>
<th>Sinks</th>
<th>LEOPARD cont. sizing</th>
<th>LEOPARD discrete sizing</th>
<th>SIS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Delay</td>
<td>Area</td>
<td>Area</td>
</tr>
<tr>
<td>1</td>
<td>12</td>
<td>0.093</td>
<td>3920</td>
<td>5281</td>
</tr>
<tr>
<td>2</td>
<td>6</td>
<td>0.032</td>
<td>3902</td>
<td>4676</td>
</tr>
<tr>
<td>3</td>
<td>21</td>
<td>0.065</td>
<td>6090</td>
<td>20952</td>
</tr>
<tr>
<td>4</td>
<td>14</td>
<td>0.093</td>
<td>3932</td>
<td>5281</td>
</tr>
<tr>
<td>5</td>
<td>21</td>
<td>0.060</td>
<td>7220</td>
<td>11952</td>
</tr>
<tr>
<td>6</td>
<td>12</td>
<td>0.045</td>
<td>4814</td>
<td>7857</td>
</tr>
<tr>
<td>7</td>
<td>16</td>
<td>0.087</td>
<td>6327</td>
<td>12315</td>
</tr>
</tbody>
</table>

6. Conclusions

This paper has presented an optimal algorithm for buffer chains to minimize the area. The algorithm finds the optimum number of buffers and the optimum sizing for them by solving a posynomial minimization problem subject to posynomial inequality constraints which can be easily and quickly solved by a convex program solver. Based on this algorithm, a heuristic method was presented for the general case of buffer trees. Considering the fact that the number of discrete sizes for buffers in typical libraries has highly increased, the near-continuous buffer library is fairly accurate.

The next step in improving the present work is by considering the wiring effect because the wiring effects have been proved to dominate in designs using deep sub-micron technologies.

We are considering two approaches to tackle the wiring problem. The first approach is to start with the given placement of cells and routing trees and then solve the fanout optimization problem. The second approach is to try to simultaneously size and place the buffers given only the locations of the cells and not the routing structure. Each approach has its own pros and cons. The advantage to the first approach is that since we have the routing information, we actually have a better and more accurate estimation of the wire capacitance but the disadvantage is that the buffers would be restricted to be placed on the given routing tree while it could have been the case that we get a better solution if we were to do the placement and routing again. The second approach on the other hand has the advantage of performing fanout optimization and placement simultaneously but is a very hard problem because there is no accurate estimation of the wire capacitance.

7. References