

# A Scalable Substrate Noise Coupling Model for Mixed-Signal ICs

Anil Samavedam

Silicon Laboratories Inc.  
Austin, TX 78735, USA

Karti Mayaram

School of EECS  
Washington State University  
Pullman, WA 99164, USA

Terri Fiez

Department of ECE  
Oregon State University  
Corvallis, OR 97331, USA

**Abstract**—A scalable macromodel for substrate noise coupling in heavily doped substrates has been developed. This model is simple since it requires only four parameters which can readily be extracted from a small number of device simulations or measurements. Once these parameters have been determined the model can be used for *any* spacing between the injection and sensing contacts and for different contact geometries. The scalability of the model with separation and width provides insight into substrate coupling and optimization issues prior to and during the layout phase. The model is validated for a  $2\mu\text{m}$  and a  $0.5\mu\text{m}$  CMOS process where it is shown that the simple model predicts the noise coupling accurately. Measurements from a chip fabricated in a  $0.5\mu\text{m}$  CMOS process show good agreement with the model.

## I. INTRODUCTION

Substrate coupling in mixed-signal CMOS ICs can degrade the performance if it is not well characterized. To date, models for substrate coupling are used as part of the final layout extraction and simulation verification. Several techniques have been proposed for analyzing substrate coupling in integrated circuits [1-10]. The substrate models developed are based on finite difference methods [7,10], boundary element methods [3], and polynomial curve fitting methods [2,6]. Reduced-order macromodels can also be obtained using techniques based on AWE or Arnoldi methods [7,9]. These models are difficult to use intuitively as part of the design process.

In this paper, a substrate coupling macromodel is described that can be used during the early stages of design and simulation. For a given process, simple curve fitting is used to determine a few parameters used in the model. This model scales with the substrate contact separation distance and the area of the injector and sensor contacts. It can also be used to determine the substrate coupling between transistors. The paper begins with a description of the general model in Section II for a p-type substrate. In Section III, the scaling of the model with the contact size is described. Section IV extends the model to coupling between n+-p+ contacts. Experimental results are presented in Section V and conclusions are presented in Section VI.

## II. SUBSTRATE COUPLING MACROMODELS

Substrate coupling models are necessary to accurately predict the coupling between circuits sharing the same substrate. A sub-

strate macromodel which scales directly with the separation, size and shape of the contacts on a die can be used to generate a netlist file for a circuit simulator given the layout and process information as shown in Fig. 1. Such a model can offer insight into the dependence of coupling on sizes, shapes and placement of different structures on the die and can cut down on the overall design time. Further, such models can be used to optimize the placement of structures for improved isolation.




Fig. 1. Generation of a scalable substrate macromodel from layout to be used in a circuit simulator.

For frequencies of a few GHz and below, the substrate can be treated as a resistive network [7]. In Fig. 2(a), the cross section of a typical heavily doped substrate is shown. This structure can be simulated using the device simulator TMA-Medici [11] to determine the coupling between points A and B. The coupling is characterized in terms of Y-parameters whereby an AC voltage is applied at one port and the currents are measured with the other port connected to ground.

Simulations with Medici validate that below 2 GHz, the heavily-doped substrate can be modeled as a lumped resistive network. Simulations also show that for contact spacings of less than  $10\mu\text{m}$ , nearly all the current flows on the surface between the two contacts. However, for a contact spacing greater than  $100\mu\text{m}$ , nearly all the current flows down into the (very low resistive) substrate. This is illustrated in Fig. 2(b) where the current is shown to flow down into the substrate.

The macro model for the substrate for two point contacts on the substrate is shown in Fig. 3(a). Here  $G_{1A}$ ,  $G_{1B}$  and  $G_2$  are the conductances. The backplane contact of the substrate is connected to ground. If the contacts are of the same size and shape then  $G_{1A} = G_{1B} = G_1$ . The two port Y-parameters for the substrate macromodel are then given by,

$$Y = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} = \begin{bmatrix} G_1 + G_2 & -G_2 \\ -G_2 & G_1 + G_2 \end{bmatrix} \quad (1)$$

This work is supported in part by the NSF Center for the Design of Analog/Digital Integrated Circuits (CDADIC) and under NSF contract CCR-9702292.




Fig. 2. (a) Cross section of a heavily doped CMOS substrate with point contacts and (b) current flow lines from device simulations for  $100\mu\text{m}$  separation between the injection and sensor contacts.




Fig. 3. (a) Macromodel for the substrate when the back plane is grounded. (b) Model for noise coupling between a N-source and P-sensor.

The Z-parameters can be computed by inverting the Y-matrix and are given by:

$$Z = \begin{bmatrix} z_{11} & z_{12} \\ z_{21} & z_{22} \end{bmatrix} = Y^{-1} = \frac{1}{\Delta} \begin{bmatrix} G_1 + G_2 & G_2 \\ G_2 & G_1 + G_2 \end{bmatrix} \quad (2)$$

where  $\Delta$  is the determinant of the two-port Y-matrix and is given by:

$$\Delta = G_1^2 + 2G_1G_2 \quad (3)$$

Solving for  $z_{11}$

$$z_{11} = \frac{G_1 + G_2}{\Delta} = \xi \quad (4)$$

where  $\xi$  is a constant [6]. Rearranging this expression:

$$G_1^2 + 2G_1G_2 - \frac{1}{\xi}(G_1 + G_2) = 0 \quad (5)$$

If either  $G_1$  or  $G_2$  is given as a function of distance, the other can be obtained by solving the above equation. From device simulations, increasing the spacing between contacts increases (decreases) the value of  $R_2(G_2)$ . The actual values of  $G_1$  and  $G_2$  can be determined from 2-D device simulations or measurements. The value of  $G_2$  determined from Medici simulations as a function of contact spacing is shown in Fig. 4(a) for a  $0.5\mu\text{m}$  and a  $2\mu\text{m}$  CMOS process, respectively. The linear dependence on the semilog plot of  $G_2$  can be modeled by an exponential dependence on  $x$ :

$$G_2 = \alpha e^{-\beta x} \quad (6)$$

where  $\alpha$  and  $\beta$  are constants determined from simulated or measured data. Only two points are needed to obtain relatively accurate results. The accuracy of  $\alpha$  and  $\beta$  can be improved with more




Fig. 4. Comparison of the model for conductance  $G_2$  with Medici-2D simulations for (a)  $0.5\mu\text{m}$  CMOS process and for  $2\mu\text{m}$  CMOS process. (b) Variation of conductance  $G_1$  with width ( $W_1$ ) for different distances where  $W_2 = 0.5\mu\text{m}$ .

data and a nonlinear least-squares fit. This curve fit is shown in Fig. 4(a) and the model matches very well with the simulated data.

The quadratic equation in (5) can be solved for the admittance  $G_1$  where

$$G_1(x) = \frac{1}{\xi} - \frac{1}{2\xi}\phi(x) \quad (7)$$

and

$$\phi(x) = (1 + 2\xi \cdot G_2(x)) - \sqrt{1 + 4\xi^2 \cdot G_2^2(x)} \quad (8)$$

When  $x \rightarrow \infty$ ,  $G_2(x) \rightarrow 0$ ,  $\phi(x) \rightarrow 0$  and hence  $G_1(x)$  tends to a constant value given by  $\frac{1}{\xi}$ . In other words,  $\xi$  can be extracted from the contact to bulk resistance with all other contacts floating. A comparison of the model with simulations for a  $0.5\mu\text{m}$  and a  $2\mu\text{m}$  CMOS process for  $G_1$  are shown in Fig. 5(a). Additional validation is provided in Fig. 5(b) where  $y_{11}$  for the model and Medici-2D simulations have been compared.

Thus one requires the knowledge of  $\alpha$ ,  $\beta$  and  $\xi$  for characterizing the substrate. These three constants can be obtained from three device simulations or from experimental data.




Fig. 5. (a) Comparison of the model for conductance  $G_1$  for  $0.5\mu\text{m}$  and  $2\mu\text{m}$  CMOS processes with Medici-2D simulations. (b) Comparison of the model for admittance parameter  $y_{11}$  with Medici-2D simulations for a grounded back plane for  $0.5\mu\text{m}$  and  $2\mu\text{m}$  processes.

### III. SCALING THE MODEL WITH CONTACT SIZE

The model described above can be extended to source and sensor contacts with any size. The width of the contacts are  $W_1$  and  $W_2$  as shown in Fig. 3(a). Simulation of the conductance  $G_1$  with variations in the width  $W_1$  produces a linear relationship as seen in Fig. 4(b). For these simulations  $W_2 = 0.5\mu\text{m}$  and the other dimension (perpendicular to the direction of the 2-D structure) is

1 $\mu$ m. The line fit to the data is a good prediction of the effect of the scaling. From this plot, it is clear that  $G_1$  is a function of  $W1$  and the spacing  $x$ .

$G_1$  for any contact width  $W1$  is given as:

$$G_1(W1, x) = m(x)W1 + G_1(0, x) \quad (9)$$

where  $m(x)$  is the slope of the lines in Fig. 4(b) as a function of the separation distance  $x$ .  $G_1(0, x)$  is the value of  $G_1$  for a zero contact width.

Fig. 6(a) shows the plot of the slope  $m(x)$  with the separation distance between the source and the sensor. It is seen that  $m(x)$  has the same shape as  $G_1$  and can actually be modeled in terms of  $G_1$  by including a scaling factor. Therefore,

$$m(x) = \frac{1}{W0}G_1(0, x) \quad (10)$$

where  $W0$  has the same dimensions as width. Fig. 6(b) shows the variation of  $W0$  with the distance  $x$  of separation between the source and the sensor. It is clear that the variation in  $W0$  is small and hence it can be assumed to be a constant.




Fig. 6. (a) Plot of the slope  $m(x)$  of the lines in Fig. 4(b) and (b)  $W0$  as a function of separation  $x$  between the source and sensor contacts.

Therefore (9) becomes

$$G_1(W1, x) = G_1(0, x)\left(1 + \frac{W1}{W0}\right) \quad (11)$$

Equation (11) indicates that even with a point contact ( $W1=0$ ) there is a coupling through the substrate.

This result is compared with device simulations in Fig. 7(a). The width  $W1$  is varied while  $W2$  is held constant. The model and simulation data are in good agreement. The conductance  $G_2$  is effectively independent of  $W1$  and  $W2$  as shown in Fig. 7(b) and depends only on the length of the contact (perpendicular to the plane of the 2-D device).

#### IV. MODEL FOR COUPLING FROM N+ TO P+ CONTACTS

Up to this point, only the coupling between p+ contacts has been modeled. In design, it is desirable to determine the coupling between transistors. Thus, we extend the model to n+-p+ contacts as shown in Fig. 3(b). The n+ in the p-substrate forms a diode, associated with which is a depletion capacitance represented by  $C_j$ . This capacitance is incorporated into the general model to accurately model the coupling. Conductances  $G_1$  and  $G_2$  can be extracted from device simulations and are plotted in Fig. 8(a) and (b). The values for  $G_1$  and  $G_2$  from the model for p+-p+ contacts




Fig. 7. (a) Comparison of the model with simulation results for conductance  $G1$  for different widths ( $W1$ ). (b) Comparison of the model with simulation results for conductance  $G2$  for different widths ( $W1$ ).

are also plotted and it is seen that both the plots are very close, thus validating the model in Fig. 3(b).

To use this model in design, the capacitance need not be explicitly modeled. A SPICE subcircuit can be constructed that models each of the conductances  $G_1$  and  $G_2$ . This subcircuit, for example, is then connected to the bulk of an n-channel MOSFET. The junction capacitance of the n+ source node is part of the transistor model and is automatically included in the simulations.




Fig. 8. (a) Comparison of  $G1$  extracted from the n+-p+ case with the model in (7). (b) Comparison of  $G2$  extracted from the n+-p+ case with the model in (6).

#### V. EXPERIMENTAL RESULTS

The layout for the test chip fabricated in a 0.5 $\mu$ m CMOS process is shown in Fig. 9. It has many p+ contacts of different sizes on a p-substrate and connected to DC probe pads. The measurement results for  $G_1$  for a small contact are shown in Fig. 10. It is seen that  $G_1$  becomes a constant beyond a certain separation as expected. For large contacts, the conductance  $G_1$  to the back plane can be modeled as a function of the area and the perimeter of the contact [4]. The model in (11) for a 2D structure can be extended to a 3D device. The width  $W1$  of the 2D device in Fig. 3(a) corresponds to the area  $A$ . For a heavily doped substrate, the conductance  $G_{1\infty}$  is given by

$$G_{1\infty} = \kappa A + \lambda P \quad (12)$$

where  $G_{1\infty}$  represents the conductance of the contact to the bulk with all other contacts floating and  $\kappa$  and  $\lambda$  are constants for a given process. The values of  $\kappa$  and  $\lambda$  can be determined from simulations or measurements using two contacts of different sizes. The  $\xi$  in (7) for a given area  $A$  and perimeter  $P$  is related

to  $\kappa$  and  $\lambda$  by

$$\frac{1}{\xi} = \kappa A + \lambda P \quad (13)$$

This relationship is compared with measurements for contact sizes of different areas and perimeters in Fig. 11. The close agreement between the model and the empirical results suggests the validity of the model.




Fig. 9. Layout of the test chip




Fig. 10. Experimental results for conductance  $G_1$ .

Equation (12) suggests that for a given area or perimeter, it is possible to minimize or maximize  $G_1$ . For a given area  $A$ , the minimum for  $G_1$  occurs for a minimum value of the perimeter  $P$ . This condition is satisfied for a circular shape contact.

## VI. CONCLUSION

A simple resistive macromodel for substrate noise coupling in heavily doped substrates has been described. This model is valid up to a few GHz. It is based on curve fitting and requires the knowledge of a few parameters for completely and accurately determining the substrate model for any size of the contacts. This




Fig. 11. Comparison of the model for  $G_1$  as a function of area ( $A$ ) and perimeter ( $P$ ) with measurements.

model is scalable with distance of separation between the injection and sensing ports on the substrate. A unique feature of the model is that the substrate can be readily characterized with a small number of measured data points. Furthermore, no precharacterized libraries are necessary. The model has been used to accurately predict the coupling for different CMOS processes. Future work will include extensions of this model to guard rings, lightly doped substrates and validation in realistic circuit examples.

## VII. ACKNOWLEDGEMENTS

The authors thank TMA for providing the device simulation tools and Robert Batten and Ravindranath Naiknaware for their help and suggestions.

## REFERENCES

- [1] N. K. Verghese and D. J. Allstot, "Computer-aided design considerations for mixed-signal coupling in RF integrated circuits," *IEEE J. Solid-State Circuits*, vol. 33, pp. 314-323, March 1998.
- [2] N. K. Verghese, D. J. Allstot and M. A. Wolfe, "Fast parasitic extraction for substrate coupling in mixed-signal ICs," *1995 Proc. CICC*, pp. 121-124, May 1995.
- [3] R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," *IEEE J. Solid-State Circuits*, vol. 31, pp. 344-352, March 1996.
- [4] D. K. Su, M. J. Loinaz, S. Masui and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," *IEEE J. Solid-State Circuits*, vol. 28, pp. 420-430, April 1993.
- [5] M. Pfost and H. Rein, "Modeling and measurement of substrate coupling in Si-Bipolar ICs up to 40GHz," *IEEE J. Solid-State Circuits*, vol. 33, pp. 582-591, April 1998.
- [6] N. K. Verghese, D. J. Allstot and M. A. Wolfe, "Verification techniques for substrate coupling and their applications to mixed-signal IC design" *IEEE J. Solid State Circuits*, vol. 31, pp. 354-365, March 1996.
- [7] B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, R. L. Carley and D. J. Allstot, "Addressing substrate coupling in mixed-Mode IC's and power distribution synthesis," *IEEE J. Solid-State Circuits*, vol. 29, pp. 226-237, March 1994.
- [8] L. Forbes, B. Ficq and S. Savage, "Resonant forward-biased guard-ring diodes for suppression of substrate noise in mixed-mode CMOS circuits," *Electronics Letters*, vol. 31, pp. 720-721, April 1995.
- [9] L. M. Silveira, M. Kamon and J. White, "Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures," *IEEE/ACM Proc. DAC*, June 1995, pp. 376-380.
- [10] I. L. Wemple and A. T. Yang, "Integrated circuit substrate coupling models based on Voronoi tessellation," *IEEE Trans. Computer-Aided Design*, vol. 14, pp. 1459-1468, Dec. 1995.
- [11] TMA MEDICI, "Two-dimensional device simulation program," Technology Modeling Associates, Inc., Palo Alto, CA, Version 3.3, Feb. 1997.