A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs

Subhashini Balakrishnan and Sofiène Tahar
Concordia University, ECE Dept., Montreal, Quebec, H3H 1M8 Canada
Email: {subhar, tahar}@ece.concordia.ca

Abstract

With the increasing emergence of mixed hardware/software systems, it is important to ensure the correctness of such a system formally, particularly for real-time and safety critical applications. We present a hierarchical approach to modeling and formally verifying an embedded system at higher levels of abstraction, using Multiway Decision Graphs (MDGs). We demonstrate our approach on the embedded software for a mouse controller application on a commercial microcontroller (PIC16C71), using the MDG verification tools. Inconsistencies in the assembly code with respect to the specification, as published in the application notes of the manufacturer, were uncovered through our experiments.

1. Introduction

There are today two main streams of formal verification, theorem proving and model checking [4]. Theorem provers are scalable but are not automatic and require expertise to handle. While a symbolic model checker is automatic, it is restricted to representation at the boolean level and subject to state explosion. Multiway Decision Graphs (MDGs) [5] combine the advantages of both of these approaches, and have been successfully applied in the recent past [3].

Embedded systems are finding widespread application, ranging from factory automation to household appliances. In this paper we present a hierarchical approach to modeling and formal verification of a complete embedded system, using Abstract State Machines (ASMs) [5], based on MDGs. Our work is motivated by preliminary results obtained from our earlier experimentation [1] with using MDG tools on the microcontroller PIC16C71, commercialized by Microchip Technology Inc., [7]. In [1] we set up formal models for the RT level hardware and the Instruction Set Architecture (ISA) of the PIC16C71, and verify if the instructions in the instruction set are implemented correctly by the microcontroller hardware. We also proposed formal models for the innermost routine (Bit) of its embedded software for a mouse controller application [6], and verified the same using the MDG tools. In this paper, we take the next step and present models for the specification and the implementation of the complete mouse controller embedded application software, and demonstrate a hierarchical approach to modeling and formal verification of an embedded system as a whole. We model the system at different levels of the design hierarchy, i.e., the microcontroller RT level, the microcontroller Instruction Set Architecture (ISA), the embedded software assembly code level and the embedded software flowchart specification. We conduct verifications using the MDG equivalence checking procedure between the RTL hardware and the ISA to establish the correctness of the system hardware platform in implementing its intended architecture. We then verify the particular application embedded in the system by checking the equivalence between the assembly code and its intended behavior, specified as a flowchart. Further, we validate our models and verification by conducting property checking.

The rest of the paper is structured as follows: In Section 2, we describe our modeling scheme using MDGs on the microcontroller architecture and its mouse controller embedded software. In Section 3, we summarize the verification of the ISA and demonstrate the verification of the embedded software through equivalence checking and property checking. Section 4 concludes the paper.

2. System Modeling with MDGs

MDGs [5] incorporate variables of abstract sort to denote data signals and uninterpreted function symbols to denote data operations. MDGs essentially represent relations rather than functions. The MDG system comes with a simple HDL called MDG-HDL used for both structural and behavioral descriptions. MDGs can also represent sets of states, facilitating reachability analysis with abstract representations. Thus, complex embedded systems could be modeled and verified independently of the width of the datapath and that of the registers.
2.1. Microcontroller Architecture

RTL Implementation

The PIC16C71 is an 8-bit microcontroller, including 36 8-bit wide general purpose registers, 15 special function registers and an 8-level deep hardware stack. It has 36 bytes of RAM. An instruction cycle consists of eight Q cycles (Q1 to Q8) [1].

Using MDG-HDL, the 8-bit general purpose registers are modeled using a variable of abstract sort \( \text{worda}8 \) instead of a concrete sort with enumeration \( \{0, ..., 255\} \). The register file operations are described in terms of access functions \text{read} \ and \text{write}, modeled as uninterpreted functions. Similarly, fetching an instruction from the program memory is modeled using the uninterpreted function \text{fetch}, while ALU functions are expressed using uninterpreted functions \text{add, sub, inc, or}. A concrete variable of sort \text{wordc}4, with enumeration \( \{0, ..., 15\} \) models the Q cycles.

Instruction Set Architecture

The instruction set architecture (ISA) [7] consists of a total of 35 instructions (RISC), each instruction being 14-bit wide. They are categorized as byte-oriented, bit-oriented, literal and control operations. Using MDGs we model the assembly instructions as predicates [1]. The operations (e.g., inclusive-OR) can be modeled using uninterpreted functions \( or \), applied to the arguments of the predicates. Predicates can be described using the MDG-HDL basic library function, \text{transform}. Decoding specific bits of the opcode are modeled using cross functions like \text{bitset} \_0 \_to \_6 \ of type \( \text{worda}14 \rightarrow \text{wordc}7 \). Note that \text{worda}14 is a 14-bit abstract sort while \text{wordc}7 is a 7-bit concrete sort.

2.2. Embedded Software

The implementation of a serial mouse using the PIC16C71 [6] is taken as our case study. The major tasks performed by the mouse controller software are Button scanning, X and Y motion scanning, and formatting and sending data to the host. The software is composed of three routines: \text{Main}, \text{Byte}, and \text{Bit}. The \text{Main} routine (Figure 1) detects any changes in the button status and in the movement of the mouse. It calls the routine \text{Byte} five times to format and send five bytes of data to the host. The \text{Byte}, in turn, calls the routine \text{Bit} eight times to get 8 bits for each byte of data. The routine \text{Bit} consists of two subroutines, \text{Bitx} and \text{Bity}. The \text{Bit} counts the number of pulses from the outputs of the photodetectors and determines the direction (X or Y) of movement.

Flowchart Specification

We model the flowchart specification of the embedded software as an Abstract State Machine (ASM), each state of which characterizes the contents of the microcontroller registers. The instructions in an assembly code or the statements of a specification control the transitions from one state to another. The registers, e.g., \( X\text{Count} \) and \( Y\text{Count} \) are modeled using the abstract sort \text{worda}8. An abstract function \text{bitset} of type \( \text{worda}8 \times \text{wordc}3 \rightarrow \text{worda}8 \), where \text{wordc}3 is a concrete sort with enumeration \( \{0, ..., 7\} \), is used to set a particular register bit. A cross function \text{isbitzero} of type \( \text{worda}8 \times \text{wordc}3 \rightarrow \text{bool} \) is used to test if a particular bit (specified by a 3-bit address) of a register of abstract sort \text{worda}8 is reset or set.

![Figure 1. Flowchart specification of Main](image)

Assembly Code Implementation

The assembly code implementation is modeled as a set of instructions implementing the control behavior of a routine, which is again represented as an ASM. Figure 2 shows an excerpt of the assembly language code of the routine \text{Bit}.

Instruction variables such as \( R\_A.b2 \) and \( C\_STAT.b2 \) are modeled using concrete sort \text{bool}, and \( p\_c \) using sort \text{wordc}5.
Furthermore, we use the same abstract and cross functions as in the flowchart specification. This is mandatory when checking equivalence using the MDG system.

... 
BTFSS RA.b2
GOTO BIT0
... 
BTFSS RA.b3
... 
BSF FLAG.b3
GOTO BITY
BTFSS CSTMT.b2
GOTO BITY
... 
BSF FLAG.b3

Notations:
BTFSS Ri bj: test bit j of Ri. skip next inst. if set
GOTO L: jump to the address indicated by label L
BSF Ri bj: set bit j of register Ri

Figure 2. Excerpt of the assembly code of Bit x

3. Hierarchical Verification in MDG

The MDG software tools package algorithms for computing disjunction, relational product, pruning-by-subsumption, and reachability analysis [5]. Based on these algorithms, the MDG tools provide procedures for combinational verification, sequential verification, safety property checking, and counterexample generation. The sequential verification provides invariant checking and equivalence checking of two state machines. We employ the latter three procedures for our verification experiments in this work.

We adopt a bottom-up approach by first verifying the correctness of the microcontroller hardware (RT level) in implementing its instruction set architecture. Having ensured the fact that each of the instructions in the instruction set is correctly executed in the hardware, we then proceed to verify the embedded assembly program against its behavioral specification. We then pave the way for automatic verification of an embedded system hierarchically at higher levels of abstraction. All our experiments were conducted on a Sun Ultra Sparc 1 with 252 MB of main memory.

3.1. Formal Verification of the ISA

The instruction set architecture of a microcontroller is the specification of the effect that each instruction is intended to have on the visible state which consists of the visible registers and memory. To verify a microcontroller implementation against its instruction set is to verify that the hardware execution of every instruction has the intended effect.

In PIC 16C71 the instruction execution is signalled by the starting of the Q1 cycle. To verify the microcontroller architecture, we check the equivalence between the circuit machine (ASM) consisting of the microcontroller RTL implementation with that of the ISA, where each transition of the RTL implementation corresponds to the execution of an instruction as specified by the architecture [1]. With the MDG tools this is achieved through sequential equivalence checking, which ensures if the outputs of the two machines are the same at every clock cycle. Applying our models, we verified the following nine instructions, spanning all four categories of operations in the ISA: INCF, DECFSZ, BSF, BCF, BTFSS, BTFSRC, GOTO, CALL and RETLW. The results of the verification including the total CPU time, memory usage and number of MDG nodes generated are given in Table 1.

<table>
<thead>
<tr>
<th>Verification</th>
<th>CPU time (sec.)</th>
<th>Memory (MB)</th>
<th>MDG Nodes allocated</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTL and ISA</td>
<td>14.27</td>
<td>9.15</td>
<td>21940</td>
</tr>
</tbody>
</table>

3.2. Formal Verification of the Embedded Software

Equivalence Checking

Here again, we follow a hierarchical approach for our verification. We start by verifying the subroutines Bit x and Bit y of the routine Bit. We then abstract away these verified subroutines by replacing them by their respective specifications. This approach effectively reduces the state space of the product machine to be verified and hence the verification CPU time and memory usage (see Table 3). We subsequently verify the routines Bit, Byte and Main hierarchically. We divided the Main routine into three segments (Figure 1). The first segment consists of all operations before passing data from Main to Byte. The second segment consists of passing data to Byte and making the first call to this latter. Resetting the trigger flag and the backward looping constitutes the third segment. Subsequent calls to Byte are similar to the second segment. It therefore suffices to verify one routine call, thus removing any redundant verification.

The equivalence checking between the behavioral specification and the embedded software showed an error in the assembly language code, indicated by a counterexample generated by the MDG tools, providing a trace leading to the software error. Accordingly, one of the instructions, BTFSS (highlighted in Figure 2) is to be replaced by BTFSRC. This result confirms with the one obtained in [8] using the SMV. Table 2 summarizes the performance statistics for the equivalence verifications on the original embedded software, up to the Bit routine.

<table>
<thead>
<tr>
<th>Routine</th>
<th>Counterex. gen. (sec.)</th>
<th>CPU time (sec.)</th>
<th>Memory (MB)</th>
<th>MDG Nodes allocated</th>
</tr>
</thead>
<tbody>
<tr>
<td>BitX</td>
<td>0.12</td>
<td>0.06</td>
<td>9.23</td>
<td>491</td>
</tr>
<tr>
<td>BIT</td>
<td>0.22</td>
<td>0.62</td>
<td>1.89</td>
<td>2864</td>
</tr>
</tbody>
</table>

The erroneous instruction is corrected and the equivalence checking is run successfully. Table 3 shows the performance statistics for the hierarchical equivalence verifications of all routines.
### Table 3. Eq. checking on corrected embedded s/w

<table>
<thead>
<tr>
<th>Routine</th>
<th>CPU time (sec.)</th>
<th>Memory (MB)</th>
<th>MDG Nodes allocated</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT0 of BITX</td>
<td>0.12</td>
<td>1.33</td>
<td>783</td>
</tr>
<tr>
<td>BIT1 of BITX</td>
<td>0.11</td>
<td>2.05</td>
<td>783</td>
</tr>
<tr>
<td>BITX</td>
<td>0.10</td>
<td>7.57</td>
<td>357</td>
</tr>
<tr>
<td>BIT0 of BITY</td>
<td>0.21</td>
<td>1.33</td>
<td>783</td>
</tr>
<tr>
<td>BIT1 of BITY</td>
<td>0.17</td>
<td>1.66</td>
<td>783</td>
</tr>
<tr>
<td>BITY</td>
<td>0.07</td>
<td>7.57</td>
<td>357</td>
</tr>
<tr>
<td>BIT</td>
<td>0.61</td>
<td>2.73</td>
<td>3412</td>
</tr>
<tr>
<td>BYTE</td>
<td>22.86</td>
<td>1.00</td>
<td>26485</td>
</tr>
<tr>
<td>MAIN</td>
<td>25.67</td>
<td>6.11</td>
<td>38167</td>
</tr>
</tbody>
</table>

### Table 4. Property checking on Bit routine

<table>
<thead>
<tr>
<th>Property</th>
<th>Counterex. gen. (sec.)</th>
<th>CPU time (sec.)</th>
<th>Memory (MB)</th>
<th>MDG Nodes allocated</th>
</tr>
</thead>
<tbody>
<tr>
<td>P#1 on org.</td>
<td>-</td>
<td>1.37</td>
<td>1.08</td>
<td>592</td>
</tr>
<tr>
<td>P#1 on cor.</td>
<td>-</td>
<td>1.34</td>
<td>1.06</td>
<td>567</td>
</tr>
<tr>
<td>P#2 on org.</td>
<td>0.10</td>
<td>1.44</td>
<td>1.10</td>
<td>711</td>
</tr>
<tr>
<td>P#2 on cor.</td>
<td>-</td>
<td>1.37</td>
<td>1.08</td>
<td>613</td>
</tr>
</tbody>
</table>

### 4. Conclusions

In our earlier work [1], we experimented with using MDGs on the hardware of a commercial microcontroller, PIC16C71 and a small section (routine Bit) of its embedded software application for a mouse controller application. In this paper, we succeeded in verifying the entire software on the microcontroller. We thus demonstrated a hierarchical approach to modeling and verification of a commercial microcontroller ISA and its embedded mouse controller software, using MDGs. As shown in the verification results, the experiments conducted in few seconds of CPU time. Our approach hence effectively enables an entire embedded system to be modeled and verified at different hierarchical levels automatically using the MDG tools.

### References


