FPGA’99

1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays

Doubletree Hotel, Monterey, California
February 21-23, 1999

Sponsored by ACM/SIGDA
with support from Xilinx, Altera, Actel, Vantis and Lucent Technologies

Welcome to the seventh ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’99), the premier forum for novel work in all areas related to FPGA technology. This year’s FPGA Symposium features twenty-four papers describing cutting-edge FPGA work. Authors present novel work on FPGA architecture from commercial vendors, research labs and universities. Innovative software research highlights high-speed and high-quality FPGA design. Papers also describe novel devices and software for reconfigurable computing. Finally, FPGA’99 showcases some very impressive applications of FPGAs.

This year’s panel session deals with a timely issue: what will FPGAs look like in the era of systems-on-a-chip? More and more of the same? Integrated microprocessors? Reconfigurable computing? FPGAs as cores in cell-based devices? How will they be designed? FPGA vendors disagree on the future and they are staking the lives of their companies on their vision. The evening panel session is certain to be both enlightening and entertaining.

FPGA’99 provides a relaxed environment for informal information exchange, networking and stimulating discussions with the leaders in FPGA research and development from academia and industry. Paper sessions are separated by ample time to peruse the poster presentations and discuss the latest-breaking FPGA news.

Sinan Kaptanoğlu
General Chair

Steve Trimberger
Program Chair
Organizing Committee

General Chair: Sinan Kaptanoglu, Actel Corporation
Program Chair: Steve Trimberger, Xilinx
Publicity Chair: Scott Hauck, Northwestern University
Finance Chair: Jason Cong, UCLA

Program Committee

Om Agrawal, Vantis
Ray Andraka, Andraka Consulting
Michael Butts, Synopsys
Jason Cong, UCLA
Eugene Ding, Lucent Technologies
Carl Ebeling, University of Washington
Scott Hauck, Northwestern University
Brad Hutchings, BYU
Sinan Kaptanoglu, Actel Corporation
David Lewis, University of Toronto
Fabrizio Lombardi, Northeastern University
Wayne Luk, Imperial College
Margaret Marek-Sadowska, UC, Santa Barbara
Peter Moceyunas, Synopsys
Jonathan Rose, University of Toronto
Gabriele Saucier, INPG
Martine Schlag, UC, Santa Cruz
Herman Schmit, CMU
Tim Southgate, Altera Corporation
Steve Trimberger, Xilinx, Inc.
John Wawrzynek, UC, Berkeley
Martin Wong, UT at Austin

Acknowledgements

The organizing committee would like to express our thanks to Lisette Burgos of ACM for assisting in the organization of the symposium and handling the myriad logistical details needed to make this event happen at all. We would also like to thank Jencye Stallman for administrative assistance critical to making FPGA '99 a success.
Table of Contents

Session 1. Commercial FPGA Architectures
Chair: Jonathan Rose, University of Toronto

1.1 A new high density and very low cost reprogrammable FPGA architecture, Sinan
Kaptanoglu, Greg Bakker, Arun Kundu, Ivan Corneillet, Actel Corporation; Ben Ting,
BTR Inc.................................................................3

1.2 Hybrid Product Term and LUT Based Architectures Using Embedded Memory
Blocks, Frank Heile, Andrew Leaver, Altera Corporation.................................................13

1.3 An Innovative, Segmented High Performance FPGA Family with Variable-Grain-
Architecture and Wide gating functions, Om Agrawal, Herman Chang, Brad Sharpe-
Geisler, Nick Schmitz, Bai Nguyen, Jack Wong, Giap Tran, Fabiano Fontana, Bill
Harding, Vantis Corporation......................................................17

Session 2. Mapping, Packing and Floorplanning
Chair: Margaret Marek-Sadowska, University of California, Santa Barbara

2.1 Cut Ranking and Pruning: Enabling a General and Efficient FPGA Mapping
Solution, Jason Cong, Chang Wu, University of California, Los Angeles, Yuzheng
Ding, Lucent Technologies..................................................................................29

2.2 Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA
Speed and Density, Alexander Marquardt, Vaughn Betz, Jonathan Rose, University of
Toronto..............................................................................................................37

2.3 A Methodology for Fast FPGA Floorplanning, John Emmert, Dinesh Bhatia,
University of Cincinatti.......................................................................................47

Session 3. FPGA Architecture Studies
Chair: Tim Southgate, Altera

3.1 FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and
Density, Vaughn Betz, Jonathan Rose, University of Toronto........................................59

3.2 Balancing Interconnect and Computation in a Reconfigurable Computing Array
(or, why you don’t really want 100% LUT utilization), Andre’ DeHon, University of
California, Berkeley..........................................................................................69

Session 4. Rapid Reconfiguration
Chair: Mike Butts, Synopsys

4.1 Configuration Cloning: Exploiting Regularity in Dynamic DSP Architectures, S.R.
Park, W. Burleson, University of Massachusetts..................................................81

4.2 Don’t Care Discovery for FPGA Configuration Compression, Zhiyuan Li, Scott
Hauck, Northwestern University............................................................................91
Session 5. Computational Applications
Chair: Brad Hutchings, Brigham Young University

5.1 A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic, Emeka Mosanya, Eduardo Sanchez, Swiss Federal Institute of Technology ................................................................. 101

5.2 Procedural Texture Mapping on FPGAs, Andy G. Ye, David M. Lewis, University of Toronto .................................................................................................................. 112

Panel: FPGAs in the Era of Systems-on-a-Chip
Moderator: Scott Hauck, Northwestern University ............................................. 121

Session 6. FPGAs for Custom Computing
Chair: Carl Ebeling, University of Washington

6.1 HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array, William Tsu, Kip Macy, Atul Joshi, Randy Huang, Norman Walker, Tony Tung, Omid Rowhani, Varghese George, John Wawrzynek, Andre' DeHon, University of California, Berkeley ................................................................. 125

6.2 A Reconfigurable Arithmetic Array for Multimedia Applications, Alan Marshall, Hewlett Packard; Jean Vuillemin, Ecole Normale Superieure; Tony Stansfield, Igor Kostarnov, Hewlett Packard; Brad Hutchings, Brigham Young University ........................................................................................................... 135

6.3 Memory Interfacing and Instruction Specification for Reconfigurable Processors, Jeffrey A. Jacob, Paul Chow, University of Toronto ............................................................................................................. 145

Session 7. Placement and Routing
Chair: Martine Schlag, University of California, Santa Cruz

7.1 Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs, Yaska Sankar, Jonathan Rose, University of Toronto ................................................................. 157

7.2 Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, Gi-Joon Nam, Karem A. Sakallah, University of Michigan; Rob A. Rutenbar, Carnegie Mellon University ........................................................................................................ 167

7.3 Multi-Terminal Net Routing for Partial Crossbar-Based Multi-FPGA Systems, Abdel Ejnioui; University of South Florida; N. Ranganathan, University of Texas ........................................................................................................ 176

Session 8. DPGAs and Pipeline Configurable FPGAs
Chair: David Lewis, University of Toronto

8.1 Circuit Partitioning for Dynamically Reconfigurable FPGAs, Huijun Liu, D.F. Wong, University of Texas ................................................................. 187

8.2 Fast Compilation for Pipelined Reconfigurable Fabrics, Mihai Budiu, Seth Copen Goldstein, Carnegie Mellon University ................................................................. 195

8.3 Configuration Caching Vs Data Caching for Striped FPGAs, Deepali Deshpande, Arun K. Soman, Akhilesh Tyagi, Iowa State University ................................................................. 206
Session 9. Applications
Chair: Ray Andraka, Andraka Consulting Group

9.1 String Matching on Multicontext FPGAs using Self-Reconfiguration, Reetinder P.S. Sidhu, Alessandro Mei, Viktor K. Prasanna, University of Southern California ......217

9.2 Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs, P. Kollig, B.M. Al-Hashimi, Staffordshire University .................................................227

9.3 Exploiting FPGA-Features during the Emulation of a Fast Reactive Embedded System, Karlheinz Weiss, Thorsten Steckstor, Gernot Koch, Wolfgang Rosenstiel, University of Tubingen .................................................................235

Poster Paper Abstracts .............................................................................................................243

Author Index ..............................................................................................................................257
### Author Index

<table>
<thead>
<tr>
<th>Name</th>
<th>Page Numbers</th>
<th>Page Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Agrawal, O</td>
<td>17</td>
<td>Macy, K.</td>
</tr>
<tr>
<td>Al-Hashimi, B.M.</td>
<td>227</td>
<td>Marquardt, A.</td>
</tr>
<tr>
<td>Bakker, G.</td>
<td>3</td>
<td>Marshall, A.</td>
</tr>
<tr>
<td>Betz, V.</td>
<td>37, 59</td>
<td>Mei, A.</td>
</tr>
<tr>
<td>Bhatia, D.</td>
<td>47</td>
<td>Mosanya, E.</td>
</tr>
<tr>
<td>Budiu, M.</td>
<td>195</td>
<td>Nam, G-J</td>
</tr>
<tr>
<td>Burleson</td>
<td>81</td>
<td>Nguyen, B.</td>
</tr>
<tr>
<td>Chang, H.</td>
<td>17</td>
<td>Park, S.R.</td>
</tr>
<tr>
<td>Chow, P.</td>
<td>145</td>
<td>Prasanna, V.K.</td>
</tr>
<tr>
<td>Cong, J.</td>
<td>29</td>
<td>Ranganathan, N.</td>
</tr>
<tr>
<td>Corneille, I.</td>
<td>3</td>
<td>Rose, J.</td>
</tr>
<tr>
<td>DeHon, A.</td>
<td>69, 125</td>
<td>Rosenstiel, W.</td>
</tr>
<tr>
<td>Deshpande, D.</td>
<td>206</td>
<td>Rowhani, O.</td>
</tr>
<tr>
<td>Ding, Y.</td>
<td>29</td>
<td>Rutenbar, R.A.</td>
</tr>
<tr>
<td>Ejniouli, A.</td>
<td>176</td>
<td>Sakallah, K.A.</td>
</tr>
<tr>
<td>Emmert, J.</td>
<td>47</td>
<td>Sanchez, E.</td>
</tr>
<tr>
<td>Fontana, F.</td>
<td>17</td>
<td>Sankar, Y.</td>
</tr>
<tr>
<td>George, V.</td>
<td>125</td>
<td>Schmitz, N.</td>
</tr>
<tr>
<td>Goldstein, S.C.</td>
<td>195</td>
<td>Sharpe-Geisler, B.</td>
</tr>
<tr>
<td>Harding, B.</td>
<td>17</td>
<td>Sidhu, R.P.S.</td>
</tr>
<tr>
<td>Hauck, S.</td>
<td>91, 121</td>
<td>Somani, A.K.</td>
</tr>
<tr>
<td>Heile, F.</td>
<td>13</td>
<td>Stansfield, T.</td>
</tr>
<tr>
<td>Huang, R.</td>
<td>125</td>
<td>Steckstor, T.</td>
</tr>
<tr>
<td>Hutchings, B.</td>
<td>135</td>
<td>Ting, B.</td>
</tr>
<tr>
<td>Jacob, J.A.</td>
<td>145</td>
<td>Tran, G.</td>
</tr>
<tr>
<td>Joshi, A.</td>
<td>125</td>
<td>Tsu, W.</td>
</tr>
<tr>
<td>Kaptanoglu, S.</td>
<td>3</td>
<td>Tung, T.</td>
</tr>
<tr>
<td>Koch, G.</td>
<td>235</td>
<td>Tyagi, A.</td>
</tr>
<tr>
<td>Kollig, P.</td>
<td>227</td>
<td>Vuillemin, J.</td>
</tr>
<tr>
<td>Kostarnov, I.</td>
<td>135</td>
<td>Walker, N.</td>
</tr>
<tr>
<td>Kundu, A.</td>
<td>3</td>
<td>Wawrzynek, J.</td>
</tr>
<tr>
<td>Leaver, A.</td>
<td>13</td>
<td>Weiss, K.</td>
</tr>
<tr>
<td>Lewis, D.M.</td>
<td>112</td>
<td>Wong, D.F.</td>
</tr>
<tr>
<td>Li, Z.</td>
<td>91</td>
<td>Wong, J.</td>
</tr>
<tr>
<td>Liu, H.</td>
<td>187</td>
<td>Wu, C.</td>
</tr>
<tr>
<td>Ve, A.G.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

257
Session Index

Session 1. Commercial FPGA Architectures
Session 2. Mapping, Packing and Floorplanning
Session 3. FPGA Architecture Studies
Session 4. Rapid Reconfiguration
Session 5. Computational Applications
Panel. FPGAs in the Era of Systems-on-a-Chip
Session 6. FPGAs for Custom Computing
Session 7. Placement and Routing
Session 8. DPGAs and Pipeline Configurable FPGAs
Session 9. Applications