# Locally Synchronous design style.

A.Hemani<sup>1</sup>, T.Meincke<sup>1</sup>, S.Kumar<sup>4</sup>, A.Postula<sup>5</sup>, T.Olsson<sup>2</sup>, P.Nilsson<sup>2</sup>, J.Oberg<sup>1</sup>, P.Ellervee<sup>1</sup>, D.Lundqvist<sup>3</sup>

ESD Lab, Department of Electronics, KTH, Sweden <sup>2.</sup> Lund University, Sweden
 Ericsson Radio Systems AB, Stockholm, Sweden <sup>4.</sup> Indian Institute of Technology, New Delhi, India <sup>5.</sup> Department of CSEE, University of Queensland, Brisbane, Australia

#### **ABSTRACT**

Power consumption in clock of large high performance VLSIs can be reduced by adopting Globally Asynchronous, Locally Synchronous design style (GALS). GALS has small overheads for the global asynchronous communication and local clock generation. We propose methods to a) evaluate the benefits of GALS and account for its overheads, which can be used as the basis for partitioning the system into optimal number/size of synchronous blocks, and b) automate the synthesis of the global asynchronous communication. Three realistic ASICs, ranging in complexity from 1 to 3 million gates, were used to evaluate GALS benefits and overheads. The results show an average power saving of about 70% in clock with negligible overheads.

#### 1 INTRODUCTION

VLSI systems have reached a point in their evolution where they are big enough and are being clocked at high enough frequency that the overhead of the clock in the form of power consumption has become unacceptable.




Fig. 1. Power breakdown in a high-performance CPU [9].

This is confirmed by [12] for high performance microprocessors, see Fig. 1.

We have performed similar experiments with 3 ASICs designed in .25 micron CMOS, ranging in complexity from approximately 1 million gates to 3 million gates and clocked at 250 MHZ. Our results substantiate the findings of [12] as shown in section 4.

The VLSI systems should be divided into smaller autonomous sub-systems to contain the clock overhead. The extreme case being a fully asynchronous system. While this has been tried successfully in isolated cases e.g. [3], the design methodology for asynchronous systems is far from mature for widespread acceptance [1].

As a compromise, we propose a design style called *Globally Asynchronous and Locally Synchronous* or GALS for short, see Fig. 2. GALS architecture is composed of *large* synchronous blocks (SBs) which communicate with each other on an asynchronous basis. By eliminating the global clock, we eliminate a major source of power consumption and a design bottleneck. Additionally, as SBs operate asynchronously with respect to each other, the frequency at which each SB is clocked can be tailored to the local needs, thus reducing the average frequency and the overall power consumption.




Fig. 2. The GALS architecture.

Power consumption in VLSI systems is reduced by reducing voltage, switched capacitance and switching activity. While the first two have been mostly technology

Permission to make digital/hardcopy of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

and circuit oriented approaches, the third has a great potential from system to logic design phase. Some recent work [13] reports using variable voltage as a parameter at system level to reduce power consumption.

Gated clocks in recent times have become a popular way to reduce the switching activity of logic in redundant cycles [14], even commercial logic synthesis tools are offering limited support towards this. Tiwari et. al [9] applies this idea to turn of the activity on the clock net as one way of reducing power consumption in clock. They divide the design into clock regions and transform simple clock buffers to qualyfing clock buffers to implement the clock gating. But, they also report timing and electrical issues that limits the practicality of this approach beyond 100 MHZ. Xi et. al [6] report impressive results with a balanced buffer approach, and an optimization algorithm for buffer and device sizing under process variations. Though skew can be minimised with this approach, we believe this approach will not scale well as the clock frequencies go beyond GHZ.

In contrast, the GALS approach is skew tolerant at global level because it does not depend on a global clock reference for communication. At the local level of SBs, designing clocks with tolerable skew should be easier because the problem size is smaller, typically 10k to 100K gates. The smaller skew in GALS compared to Globally Synchronous (GS) case, would also ease the skew constraints under which logic is synthesised.

The GALS approach has its own overheads and demands on design methodology. The first overhead concerns the handshake protocol which introduces global control signals, this is discussed in more detail in section 3.3. The second overhead is for the cost of local clock generation for which two schemes exist. One, that we have adopted in our work uses independent local clock generators of the type described in [4]. The other approach is to have a low power global clock reference signal. Both these schemes are discussed in section 3.4. Further, to be adopted by the engineering community, a design methodology is needed that supports the designer in 1) partitioning the system into SBs such that the GALS benefits are maximised compared to the GALS overheads and 2) synthesis of the asynchronous interface among SBs. Section 2 discusses such a methodology.

This paper focuses on establishing a case for GALS design style by taking three realistic designs and calculating the power savings that can be achieved with such a

style while accurately accounting for the overheads.

### 2 The GALS Methodology

The GALS methodology extends the established synchronous design methodology in two respects as discussed in the previous section. One is to partition the system into optimal number/size of SBs and the other is to refine the communication among SBs for asynchrous communication. The GALS design methodology is shown in Fig. 3.

- 1. The starting point is a hierarchical description of a synchronous system.
- 2. The first step is to *pre-partition* such a description by cutting the hierarchy at the first level from the root. This strategy, though simple, serves the purpose of seeding the inner optimization loop.
- 3. In the communication refinement step, for every pair of communicating SBs, communications requirement analysis is made to select the cheapest of the four possible communication modes: send and forget, strobe, handshake or FIFO. For such an analysis, each SB is characterised by parameters like clock period, min/max transitions for the I/Os. Such characterisation is done by static analysis. This refinement is based on our earlier work on hardware synthesis from SDL, detailed in [8]. This is a mature methodology that has been applied to industrial size problems, see [2].




Fig. 3. The GALS design methodology.

4. SBs are synthesised using behavioural and/or logic synthesis tools, followed by preliminary floorplanning of the SBs. Synthesis results from the first run are saved in a hierarchical way. As repartitioning will not change drastically the synthesis results, the synthesis results from the first run are used to calculate the gate and register count of SBs according to the new partitioning.

5. The next step is to evaluate the power savings and use this as an objective function in a partitioning strategy. At present, our work is focused on defining the objective function that can be used in one of the many well established partitioning strategies based on simulated annealing, tabu search etc.

## 3 Method to Evaluate Power Savings

## 3.1. Analysis of power savings and upperbound

The essential idea in the GALS power savings strategy is the elimination of the global clock. Thus by partitioning the system into more of blocks we eliminate more of the global clock. But this benefit does not increase monotonously, because by increasing the number of partitions, we also increase the two overheads of GALS discussed earlier. To analyse the power savings in GALS, let us assume, without loss of generality, that the system has a total area A and is partitioned into N equal sized blocks. Further, let  $P_{clock}(N)$  represent the power consumption in the clock of the GALS system with N blocks.

$$P_{clock}(N) = k_1 \cdot N \cdot a \cdot \sqrt{a}$$
 (EQ 1)

Where a = A/N is the average area of an SB.

Power consumption in clock is due to two factors: the load of sequential elements and capacitance of the clock wire itself. The first factor is proportional to area and is accounted by N.a in Eq 1. The second factor is proportional to the length of clock wire and is accounted by  $\sqrt{a}$  in Eq 1. The two factors are multiplied because for each sequential element driven, we need to overcome the capacitive load on wire of length  $\sqrt{a}$ . The factor  $k_I$  absorbs the constants of proportionality, technology and methodology factors.

As Globally Synchronous (GS) is a special case of GALS, the power consumption in clock of GS is  $P_{clock}(1)$ . The power savings in GALS compared to GS can then be written as:

$$\frac{P_{clock}(1)}{P_{clock}(N)} = \frac{k_1 \cdot A \cdot \sqrt{A}}{N \cdot k_1 \cdot \frac{A}{N} \cdot \sqrt{\frac{A}{N}}} = \sqrt{N} \quad \text{(EQ 2)}$$

In other words  $\sqrt{N}$  is then the upperbound on power savings that can be achieved using GALS. Though Eq 2 suggests that power will monotonically increase with N, the fact is that the GALS overheads at some point will sufficiently erode the GALS benefits. This will happen only for very large number of blocks since the overheads of GALS are very small.

### 3.2. Power consumption in the clock

Power consumption in the clock, as mentioned earlier, comes from two sources, one is due to the load seen at the clock terminals - the registers, and the second is due to the clock wire itself. Assuming an H-tree type clock distribution, power consumption in clock is given by [7]

$$\begin{split} P_{clk} &= \left(\alpha \sqrt{N_{reg}4^h} + \frac{3}{2}(2^h - 1)Dc_W + c_{reg}N_{reg}\right) \cdot f \cdot V_{dd}^2 \end{split} \tag{EQ 3}$$

The first two factors account for local and global clock wiring and the third factor accounts for the load due to registers. In Eq 3,  $N_{reg}$  is the number of registers, h is the depth of the H-tree, D is the dimension of the chip,  $c_w$  is the capacitance per unit length and  $c_{reg}$  is the capacitance for a single register, f is the clock frequency and  $V_{dd}$  is the power supply.  $\alpha$  is an estimation factor to account for the algorithm used for local clock routing. Eq 3 is applicable to the GS case. For the GALS case, we use the same equation but assume each SB to be a chip and then sum up the power consumption for all SBs.

#### 3.3. Communication overhead

The communication overhead in the GALS architecture comes from the activity on the control signals to implement the communication protocol among the SBs. Four phase handshake protocol is a representative example. Four major factors that contribute to the communication overhead are: 1) The mode of communication resulting from the communication refinement step 3 in section 2. In this paper we are uniformly assuming handshake based communication. 2) The frequency with which SBs communicate with other SBs, the worst case being that they communicate in every clock cycle, 3) Number of SBs that participate in communication, the worst case being every SB communicates with every other and 4) The length of wires for control signals. The objective of the partitioning strategy and

the floorplanning step in the GALS methodology shown in Fig. 3. would be to minimise the external communication and place SBs that do communicate close to each other. As the data communication overhead would be the same for GALS and SBs, we are only interested in the communication overhead  $P_{com}$  due to asynchronous protocol which is given by Eq 4.

$$P_{com} = \left(\sum_{b}^{B} \sum_{i}^{X_{b}} (n_{sig}C_{w}l_{b,i} + n_{reg}C_{reg})\right) f_{b,i}V_{dd}^{2}$$

(EO 4)

where, B is the set of communicating SB pairs,  $X_b$  is the set of communication instances for a particular pair - b - of communicating SBs,  $n_{sig}$  is the number of signals in the communication protocol, the handshake protocol will have two signals, request and acknowledge;  $C_w$  is the wire capacitance per unit length,  $l_{b,i}$  is the wire length for communication signal,  $n_{reg}$  is the number of registers driven by the control signals and  $C_{reg}$  is the register capacitance,  $f_{b,i}$  is the frequency at with which SBs communicate.

## 3.4. Local clock generation and its overhead

In the GALS architecture local clocks are required for the SBs. There are two possibilities, either to have an independent local clock generator or to use a global reference clock signal with frequency multiplier in SBs to achieve the desired higher frequency.

When using the global reference clock signal, the power consumption in it can be kept low by adopting three measures: 1) the signal swing can be a fraction of  $V_{dd}$ , for instance a few hundred millivolts, 2) the signal is distributed at a much lower frequency compared to the highest frequency required by any SB and then using a multiplier within SB to achieve the desired higher frequency and lastly 3) no effort is made to carefully design the geometry of the signal to minimise skew, because the GALS architecture is not affected by the global clock skew.

Traditionally, an analog PLL is used for frequency multiplication. However integrating a PLL in a noisy digital environment is difficult. In addition to noise issues, the PLL is also sensitive to process variations. Fully digital methods are more desirable for both low-voltage and low-power clock generation. For frequency multiplication, a ring oscillator controlled by a global clock signal can be used instead of a PLL or a DLL

as suggested in [4]. In this design, a burst of a predetermined number of oscillations is produced for each period of the global reference clock followed by idle time for safety margin.

Local clock generators based on ring oscillators have many advantages such as robustness, small size and low power consumption. The basic ring oscillator consists of an odd number of inverters connected in a circular chain. This circuit will not have a stable operation point and will therefore oscillate. The frequency of the ring oscillator will be determined by the propagation time through the chain of inverters. There are many ways to manipulate the frequency of the ring oscillator. The most straightforward method is to change the propagation delay by changing the number of inverters. However, using only this method, the oscillation will be set to a fixed frequency. Other ways are to use current starved inverters [5], or a delay line of controllable capacitors [11]. There are advantages of reducing the local oscillator frequency, using one of the suggested methods, instead of letting each SB operate fast and then be turned off when ready. One advantage is the possibility of making a low power design, since the timing demands on the hardware in the SB will be less severe. Ring oscillators are low cost solutions and the power consumption in them for the GALS architecture estimated 5.

$$P_{osc} = \sum_{b}^{B} N_{invb} \cdot C_{inv} \cdot f_{b} \cdot V_{da}^{2}$$
 (EQ 5)

Where B is the set of SBs,  $C_{inv}$  is the capacitive load due to one inverter,  $N_{invb}$  is the number of inverters used by the ring oscillator in SB number b and  $f_b$  is its frequency of operation.

In [11], dynamic voltage scaling of both the oscillators and the SBs, leading to an energy efficient design is proposed. Using a DC/DC-converter, dynamic voltage scaling of the power supply voltage at each SB containing a ring oscillator is made.

In [12], a local ring oscillator is used for clock generation by frequency multiplication in a digital 95 kHz Intermediate Frequency (IF) filter. This IF filter can be regarded as a typical SB in the GALS architecture. In this design, the clock generator including local clock buffer occupies only 3% of the total chip area. The clock power consumption in this example is about 12% of the total power consumption in the SB.

#### 4 EXPERIMENTS & RESULTS

In the previous sections, we have analytically reasoned about the benefits and overheads of GALS. In this section, we present experiment to quantify those reasonings. We took three designs, with 1.125, 2.09 and 3.04 million gates. These designs are in the initial stage of development. The focus of the experiment was to evaluate the benefits of GALS and account for its overheads. For this reason, we have followed the methodology outlined in section 2 in spirit, by manually doing some of the steps outlined there. The experimental steps were as follows:

- 1. The experiment started with a hierarchical RTL description/models of the design in VHDL.
- The description was cut at the first level of hierarchy, resulting in 24, 46 and 52 partitions for the three designs respectively. These partitions were treated as the initial set of SBs for the three designs..

	Gate Count in Millions	Die Size (mm)	Number of Initial SBs
Design 1	1.125	7.5 X 7.5	24
Design 2	2.09	10.9 X 10.9	46
Design 3	3.04	12.8 X 12.8	52

**Table 1: Design Data** 

Table 2. Data used for the GALS experiment

process	0.25 μm CMOS	
C <sub>gate</sub>	12.1 fF	
C <sub>wire</sub>	122 fF/mm	
frequency	250 MHz	
C <sub>register</sub>	12.9 fF	

- 3. The communication refinement step was skipped, because the existing tool works with SDL and we are in the process of adapting it for VHDL. All global communication is assumed to take place using a four phase handshake protocol. All SBs are clocked at the same frequency, internally some of them use gated clocks. This sets the value of  $n_{sig}$  and  $n_{reg}$  parameters in Eq 4 to 2
- 4. The communication refinement step was skipped, because the existing tool works with SDL and we are in the process of adapting it for VHDL. All global communication is assumed to take place using a four phase handshake protocol. All SBs are clocked at the same frequency, internally some of them use

gated clocks. This sets the value of  $n_{sig}$  and  $n_{reg}$  parameters in Eq 4 to 2Each of these SBs, which were synthesisable and not models corresponding to processor cores and memories, were synthesised using logic synthesis tools.

5. Each design was floorplanned.




Fig. 4. Power consumption in Clock as a function of partitioning.

- 6. Keeping the floorplan fixed, we manually created multiple partitioning scenarios for each design. Starting with the initial set of SBs, we gradually increased the partion size by grouping neighbouring SBs into new larger SBs. These scenarios correspond to the design points shown in Fig. 4.
- 7. For each partitioning scenario, the design data together with the synthesis result was used to find:
  - the number of registers,  $N_{reg}$  and the dimension D of each SB. These were then used in Eq 3 to calculate the power consumption in clock, plotted in Fig. 4.
  - the set B of participating SBs and the set X<sub>b</sub>
     of communication instances. For the length of wires, we used manhattan distance as an estimate. These corresponds to the B, X<sub>b</sub> and l<sub>b,i</sub> parameters respectively in Eq 4.
- 8. For calculating the overhead due to ring oscillators, we estimated the number of inverters required to be 9 using equations in Ch. 3 of [5]. This was used in Eq 5. and added to Eq 4 to calculate the GALS overhead.

Fig. 4. shows how the power consumption reduces as the number of partitions increase. The gains are steep in the beginning and then as expected, they start to flatten as the law of diminishing return bites in. One can also see that as the design size increases the GALS benefit is more prominent. The GALS overhead is negligible compared to the clock power consumption.

From this one could draw the conclusions that the GALS benefit will not start eroding the benefits until the number of partitions becomes quite large. For the designs used, the number of partitions will have to increase by an order of magnitude for the GALS overhead to be significant.

#### 5 CONCLUSION & FUTURE WORK

Clock being the major source of power consumption and a design bottleneck has motivated this research into the GALS design style, which retains the benefits of synchronous designs and avoids the problems due to global clock. We have proposed a methodology that automates the task of communication refinement for implementing the asynchronous communication between the SBs of the GALS architecture. GALS benefits and overheads were reasoned analytically and an upperbound on power savings has been derived, equalling  $\sqrt{N}$ , where N is the number of SBs. Three large realistic designs were used to quantify the GALS benefits, overheads and power savings compared to the GS case. Results show 70% power savings compared to the GS case in the clock. GALS overheads were negligible and in fact the data at hand shows that they wouldn't become significant unless the number of partitions for these designs increases by an order of magnitude.

This paper was concerned mainly with power consumption and savings, but there are further consequences of the GALS architecture that deserve closer analysis. The GALS architecture allows SBs to run at different clock speeds. We are in the process of experimenting with other large designs where partitions have a natural need to run at grossly different speeds, and thus have the potential for exploiting the GALS characteristic. Clock skew constraints are limited to the SB boundaries and thus smaller than in the GS case which results in more effective computation time allowing cheaper and cooler logic to be used. On the other hand, the introduction of global protocol signals will increase the total area required causing the average wire length to grow and thus increasing the performance and power penalty. The protocol exchange degrades the communication speed between blocks adding more performance penalty and may cause deadlock to occur. These issues will be addressed in our future research.

#### 6 REFERENCES

- S. Hauck, "Asynchronous Design Methodologies: An Overview", Proceedings of IEEE, Vol. 83, No. 1, pp 69-93, January 1995.
- W. Horn, "Modelling of an ATM Multiplexer in a Network Terminal for a Mixed Hardware/Firmware Implementation", Master thesis, TRITA-ESD-1998-06,
  Department of Electronics, Royal Institute of Technology, Stockholm, Sweden, May 1998.
- 3. G. M. Jacobs, R. W Broderson, "A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits", IEEE Journal of Solid-State Circuits, Vol 25, No. 6, Dec. 1996.
- P. Nilsson, M. Torkelson, "A Monolithic Digital Clock-Generator for On-Chip Clocking of Custom DSP's", IEEE Journal of Solid-State Circuits, pp. 700-706, May 1996
- J.M.Rabaey, "Digital Integrated Circuits", Prentice Hall, 1997
- J. M. Rabaey, M. Pedram, "Low Power Design Methodologies" Ch 1, Kluwer Academic Publishers, 1996, ISBN0-7923-9630-8
- J. M. Rabaey, M. Pedram, "Low Power Design Methodologies", Ch 5, Kluwer Academic Publishers, 1996, ISBN0-7923-9630-8
- B. Svantesson, S. Kumar, A. Hemani, "A Methodology and Algorithms for Efficient Interprocess Communication Synthesis from System Description in SDL", in Proc. of VLSI Design'98, pp 78-84, 7-8 Jan 1998, Chennai, India
- 9. V. Tiwari et. al., "Reducing Power in High-performance Microprocessors", 35th DAC, June 98.
- T. Hotta K. Kurita and N. Kitamura. *PLL-based BiC-MOS on-chip clock generator for very high-speed micro-processors*. IEEE Journal of Solid-State Circuits, 26:pp. 485-589, April 1991.
- 11. T. D. Burd and R. W. Brodersen, *Processor Design for Portable Systems*, Journal of VLSI Signal Processing, Kluwer Academic Publishers, Volume 13, Numbers 2/3, August/September 1996, pp. 203-222.
- 12. P. Nilsson and M. Torkelson. *A Custom Digital Intermediate Frequency Filter for the American Mobile Telephone System*. IEEE Journal of Solid-State Circuits, 32:pp. 806-815, June 1997.
- 13. Inki Hong et. al. Power Optimisation of Variable Voltage Core-Based Systems. 35th DAC, June 98, pp. 176-181.
- 14. L.Benini and G. De Micheli," Transformations and Synthesis of FSM's for low power gated clock implementation", IEEE Trans. on CAD, Vol. 15, No. 6, June 1996.