**Table of Contents**


### Application-Specific Instruction-Set Processor (ASIP) Design Issues
- Development of an Optimizing Compiler for a Fujitsu Fixed-Point Signal Processor (R)  
  S. Rajan, M. Fujita, A. Sudarsanan, S. Malik  
  Page 2
- Instruction Set Selection for ASIP Design (R)  
  M. Gschwind  
  Page 7
- Resource Constrained Dataflow Retiming Heuristics for VLIW ASIPs (R)  
  M. Jacome, G. de Veciana, C. Akturan  
  Page 12
- An ASIP Design Methodology for Embedded Systems (S)  
  K. Kucukcakar  
  Page 17
- Automatic Detection of Recurring Operation Patterns (S)  
  M. Arnold, H. Corporaal  
  Page 22
- A Flexible Code Generation Framework for the Design of Application Specific Programmable Processors (S)  
  F. Charot, V. Messe  
  Page 27

### Case Studies
- An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology (R)  
  P. van der Wolf, P. Lieverse, M. Goel, D.L. Hei, K. Vissers  
  Page 33
- Timed Executable System Specification of an ADSL Modem using a C++ based Design Environment: A Case Study (R)  
  D. Desmet, M. Esvelt, P. Avasare, D. Verkest, H. De Man  
  Page 38
- Flexible Design of SPARC Cores: A Quantitative Study (S)  
  T. Bautista, A. Nunez  
  Page 43
- Hardware/Software Co-Design of an Avionics Communication Protocol Interface System: an Industrial Case Study (S)  
  F. Cloute, J. Contensou, D. Esteve, P. Pampagnin, P. Pons, Y. Favard  
  Page 48

### Codesign Methodologies
- Multilanguage Design of Heterogenous Systems (R)  
  P. Coste, F. Hessel, P.L. Marrec, Z. Sugar, M. Romdhani, R. Suescun, N. Zergainoh, A.A. Jerraya  
  Page 54
- The Case for a Configure-and-Execute Paradigm (R)  
  F. Vahid, T. Givargis  
  Page 59
- Designing Digital Video Systems: Modeling and Scheduling (S)  
  H.J.H.N. Kenter, C. Passerone, W.J.M. Smits, Y. Watanabe, A. Sangiovanni-Vincentelli  
  Page 64
- Fast Prototyping: a system design flow for fast design, prototyping and efficient IP reuse (S)  
  F. Pogodalla, R. Hersemeule, P. Coulong  
  Page 69
- Optimized Rapid Prototyping for Real-Time Embedded Heterogeneous Multiprocessors (S)  
  T. Grandpierre, C. Lavarenne, Y. Sorel  
  Page 74
- Using Codesign Techniques to Support Analog Functionality (S)  
  F.G. Wolff, M.J. Knieser, D.J. Weyer, C.A. Papachristou  
  Page 79
Hardware/Software Cosimulation and Timing Analysis

A Compilation-based Software Estimation Scheme for Hardware/Software Co-simulation (R)  
M. Lajolo, M. Lazarescu, A. Sangiovanni-Vincentelli  
85

A Probabilistic Performance Metric for Real-Time System Design (R)  
T. Zhou, X. Hu, E.H.-M. Sha  
90

Iterative Cache Simulation of Embedded CPUs with Trace Stripping (R)  
Z. Wu, W. Wolf  
95

Optimizing Geographically Distributed Timed Cosimulation by Hierarchically Grouped Messages  
S. Yoo, K. Choi  
100

Peer-Based Multithreaded Executable Co-Specification (R)  
105

Timing Coverification of Concurrent Embedded Real-Time Systems (S)  
P.A. Hsiung  
110

Worst-Case Analysis of Discrete Systems Based on Conditional Abstractions (S)  
F. Balarin  
115

Models for Codesign

A Unified Formal Model of ISA and FSMD (R)  
J. Zhu, D.D. Gajski  
121

Synchronous Equivalence for Embedded Systems: A Tool for Design Exploration (R)  
H. Hsieh, F. Balarin, A. Sangiovanni-Vincentelli  
*  
126

Co-Design Tool Construction Using APICES (S)  
A. Bredenfeld  
126

Graph Based Communication Analysis for Hardware/Software Codesign (S)  
P.V. Knudsen, J. Madsen  
131

System Synthesis Utilizing a Layered Functional Model (S)  
I. Sander, A. Jantsch  
136

Software and Communication Issues

Communication Refinement in Video Systems On Chip (R)  
142

Compiling Esterel into Sequential Code (R)  
S.A. Edwards  
147

Power Estimation for Architectural Exploration of HW/SW Communication on System-Level Buses (R)  
W. Fornaciari, D. Scuito, C. Silvano  
152

Software Controlled Power Management (R)  
Y.H. Lu, T. Simunic, G. De Micheli  
157

A Statechart Based HW/SW Codesign System (S)  
I.D. Bates, E.G. Chester, D.J. Kinniment  
162

Synthesis, Scheduling and Partitioning

3D Exploration of Software Schedules for DSP Algorithms (R)  
J. Teich, E. Zitzler, S. Bhattacharyya  
168

Scheduling Hardware/Software Systems Using Symbolic Techniques (R)  
K. Strehl, L. Thiele, D. Zieglenbein, R. Ernst, J. Teich  
173

Scheduling with Optimized Communication for Time-Triggered Embedded Systems (R)  
P. Pop, P. Eles, Z. Peng  
178

A Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor  
H. Oh, S. Ha  
183
Embedded System Synthesis under Memory Constraints (S) 188
  J. Madsen, P. Bjoern-Joergensen

Overhead Effects in Real-time Preemptive Schedules (S) 193
  D.L. Rhodes, W. Wolf

System-Level Partitioning with Uncertainty (S) 198

Timing-Driven HW/SW Codesign Based on Task Structuring and Process Timing Simulation (S) 203
  D. Ramanathan, A. Dasdan, R.K. Gupta

**Group Discussion Topic Summaries**

Aspects of System Level Design 209
  J. Plantin, E. Stoy

How Standards will Enable Hardware/Software Codesign 211
  M. Genoe