# Estimation of Peak Current through CMOS VLSI Circuit Supply Lines 

Toshio Murayama (Speaker), Kimihiro Ogawa and Haruhiko Yamaguchi<br>Sony Corporation Semiconductor Company<br>4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan<br>Tel: +81-462-30-5352<br>Fax: +81-462-30-6225<br>E-Mail: toshio@saskg.semicon.sony.co.jp<br>kimihiro@saskg.semicon.sony.co.jp<br>haruhiko@saskg.semicon.sony.co.jp<br>Area of the paper: III. Design Automation Technology


#### Abstract

We present a new approach for estimating the maximum instantaneous current through the power supply lines of CMOS VLSI circuits. Our final goal is to determine the peak currents and voltage drops through power supply lines of real VLSI circuits within a practical time. Our approach is based on the $i M a x$ algorithm[1] of estimating the upper bound of the current, and uses an improved timed ATPG-based algorithm[2] to obtain a tight lower bound. In order to handle sequential circuits, we equate latch outputs with primary inputs for the upper bound estimation and use a logic simulator to determine the initial values for the lower bound estimation. Based on the information obtained, we model all blocks in the circuit as voltage-controlled current sources, with the analog hardware description language (AHDL). After extracting parasitic resistances of the power supply lines, we simulate the entire circuit using an analog simulator and obtain the maximum current estimation and voltage drops in the supply lines. In the modeling procedure we take the negative feedback influence into consideration such that the estimated current reflects a real switching transition. We have implemented the theoretically modeled negative feedback influence into our simulator called PANGI. Some experimental results of applying PANGI to the circuits which consist of more than $1 M$ gates prove the accuracy and reliability of our approach.


## I. Introduction

AS the number of gates fabricated on a chip grows higher, simultaneous switching current through the power supply lines becomes larger. Excessive current may severely affect both the circuit reliability and performance due to excessive voltage drops and bounces in the supply lines. These voltage fluctuations cause erroneous logic signals (false switching) and degradation of the switching speed.

In this paper, we report the results of our approach for estimating the peak currents and voltage drops through power supply lines of CMOS VLSI circuits. We propose an improved timed ATPG-based algorithm which determines a tighter lower bound of the peak current. Based on such information, we refine the estimated values by simulation using an analog simulator and consideration of the negative feedback influence. Experimental results confirm that our approach can lead to an accurate estimation within a practical time.


Fig. 1. Maximum Envelope Current and Target Times


Fig. 2. Estimation Process
The remainder of this paper is organized as follows. Section II briefly introduces the previous work. Section III describes our process of estimating the peak current and voltage drops. In section IV, we explain an improved timed ATPG algorithm adopted in our approach. In section V, we discuss how to extend the algorithm to handle sequential circuits. In section VI the theoretical negative feedback influence model is introduced. Section VII shows some experimental results, and concluding remarks are given in section VIII.

## II. Previous Work

Power supply currents depend on the specific input patterns applied to the logic circuit. Since it is prohibitively expensive to simulate all possible input patterns using a conventional dynamic simulator, many static approaches have been proposed. The $i M a x$ algorithm[1] is a powerful


Fig. 3. Example Circuit


Fig. 4. Uncertain Waveform of iMax Algorithm
method of estimating the upper bound of the current statistically. A timed ATPG-based algorithm starting from the iMax result was presented to obtain a lower bound of the current[2]. Since this algorithm gives priority to speed over finding an optimal solution, it gives a somewhat loose lower bound.
$i$ Max assumes that all inputs to the combinational logic switch simultaneously at time $t=0$ for CMOS circuits with an arbitrary delay. It also assumes that the switching current has a right-angled triangular form. The peak current is assumed to occur at the input transition. In iMax, at any point of time, a signal is assumed to have one out of four possible excitations: stable 1 value (h), stable 0 value (1), rising transition (lh) or falling transition (hl).

Uncertainty waveforms[1] represent all possible excitations that a signal can have over any input pattern applied to the primary inputs. Using this uncertainty waveform, we can obtain the Maximum Envelope Current (MEC) waveform which represents the upper bound of the current (Fig.1).

For the lower bound, a timed ATPG-based algorithm [2] selects several "target times" and determines the possible primary inputs that maximize the current at that target time. Our approach leads to some improvements in these $i M a x$ and timed ATPG-based algorithms.

## III. Estimation Process

Our approach is illustrated in Fig.2. It is based on the iMax algorithm in the first step of determining the upper


Fig. 5. Input Path Cones
bound. First, using the $i$ Max algorithm and the improved timed ATPG algorithm, we estimate a peak current. Here, in order to obtain accurate peak current values and the switching duration time, we consult the lookup tables for delay and switching current values for each gate, which have been characterized and prepared beforehand for a conventional logic simulation (Fig.2-(1)').

According to the calculated peak currents, all blocks are modeled as voltage-controlled current sources. These current sources are modeled so as to take into consideration the negative feedback influence using the AHDL (Fig.2-(2)).

Finally, we invoke an analog simulator (Fig.2-(3) for the netlist containing the parasitic resistances of the supply lines (Fig.2-(3)') and obtain the voltage drops and improved current values (Fig.2-(3).

## IV. Static Lower Bound Estimation

In this section, we focus on combinational blocks of edgetriggered latch-controlled synchronous digital circuits. In section V , we discuss one of the approaches for including the other sequential blocks.

## A. Algorithm

Our aim is to find a set of two-vector patterns which would produce a maximal switching current. Using the iMax algorithm, we can obtain the current waveform of the upper bound. Starting from this current waveform, our algorithm tries to determine a tight lower bound by finding independent input paths to active gates. By avoiding collision of the justification path of the active gates as much as possible, we obtain a tight lower bound of the current. Our algorithm is as follows.

- Step 1. We determine the target time which has the largest current value in the target time list which initially contains all target times, and then determine the active gates at that time. These active gates are sorted according to the amount of contribution of each gate to the current.
- Step 2. An input path cone (Fig. 5) for each active gate is created. The cone is a set of nodes which affects the behavior of the gate. Starting from the gate with the greatest contribution, we first assign the required transition to it. Using the information about the target time $T$ and gate delays, we search the path from the gate to the primary input in the cone which lead to the transition. In this process, we first try to find a path not included in other cones. If the absence of such a path, the path whose current contribution to the other gates is the smallest is searched. In the case of a conflict in this phase, we backtrack and find another path. If nonetheless, the conflict cannot be resolved, we choose the gate whose longest path is longer than the other and resensitize the path. If the current gate has only shorter paths, the transition of the gate is changed.
- Step 3. After all gates in the target set have been processed, we check if the justification list is empty.
- Step 4. We quit if the estimated lower bound of the current is greater than the upper bound at the next target time determined by the $i$ Max algorithm. If not, the target time in the target time list is deleted and we go back to Step 1.


## B. Example

Consider the circuit shown in Fig. 3. Using this circuit, we obtain the uncertainty waveform shown in Fig. 4. For simplicity, we assume that the gate delays and current contributions of all gates are the same.

1. From the uncertainty waveform information, the target times are listed as $\{0.1 \mathrm{~ns}, 0.0 \mathrm{~ns}, 0.2 \mathrm{~ns}, 0.3 \mathrm{~ns}\}$ in ordered of their current contributions.
2. First, we select 0.1 ns as a target time, since its current contribution is the highest. At that time, active gates are listed as $\{\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}\}$. Then, for each gate, an input path cone is created. For example, the input path cone for gate $D$ is the set of nodes $\{a$, b, e, f, h\}. Gates C and D contribute most to the current at that time. In a case like this where values are equal, we choose the gate whose input path cone has many independent paths, i.e., paths which do not belong to other gate cones. In this case, we select gate D and the path $\mathrm{e} \rightarrow \mathrm{h} \rightarrow \mathrm{D}$. Since the rising and falling transitions transmit the same amount of current, we randomly assign a falling transition to node $i$, a rising transition to node $h$ and a falling transition to node e. Similarly, we sensitize the path $\mathrm{a} \rightarrow \mathrm{f} \rightarrow \mathrm{C}$ and the path $\mathrm{c} \rightarrow \mathrm{g} \rightarrow \mathrm{D}$. Next we pick gate C and select the path $\mathrm{b} \rightarrow \mathrm{f} \rightarrow \mathrm{C}$ and assign a rising transition to it. Here there is no conflict. Processing all gates in this manner, we obtain the following primary input justifications.

| node | transition |
| :--- | :--- |
| $\mathrm{a}, \mathrm{b}$ | rising |
| $\mathrm{c}, \mathrm{d}, \mathrm{e}$ | falling |

3. Now, all gates are justified and all primary inputs are determined.
4. 0.1 ns is deleted from the target time list and we go back to Step 1.

## V. Extension to Sequential Circuits

In order to be applied to industrial circuits, sequential blocks should be handled properly. In this section, we consider the extension of the above approach to sequential circuits.

We can easily obtain the upper bound of the current by treating the outputs of the flip-flops and latches as primary inputs, since we can assume that all the gates switch simultaneously in synchrony with the clock. On the other hand, the lower bound estimation is rather difficult. We use the node states immediately after a reset signal is applied to the circuit as initial states of flip-flops and constrain the justification process to these transitions. In order to obtain these after-reset values, we invoke a logic simulator and an input vector created by the circuit designer. This approach has


Fig. 6. Block Model with Negative Feedback Influence and Chip-level Model


Fig. 7. Model of Negative Feedback Influence
the drawback that the designer is expected to create a suitable input vector for current estimation and the accuracy largely depends upon the quality of the input vector. Our current implementation adopt these algorithms and thus should be studied further.

## VI. Model of Negative Feedback Influence

Up to now, we have assumed that the supply lines remain at the same voltage. However, due to the parasitic resistance of the supply lines, excessive current causes severe voltage drops in power and ground buses [3]. Since voltage drops reduce the switching current, we must model their influence to reflect the actual switching behavior.

According to Sakurai and Newton[4], the drain current $I_{D}$ is approximated as

$$
I_{d}=\left\{\begin{array}{l}
0 \quad\left(V_{G S} \leq V_{t h}: \text { Cut }- \text { off region }\right) \\
K\left(V_{G S}-V_{t h}\right)^{\frac{\alpha}{2}} V_{D S} \\
\left(V_{D S}^{\prime}<V_{D 0}: \text { linear region }\right) \\
K\left(V_{G S}-V_{t h}\right)^{\alpha} \\
\left(V_{D S} \geq V_{D 0}^{\prime}: \text { saturation region }\right),
\end{array}\right.
$$

where $K$ is a drivability factor and equals $\mu \frac{\epsilon_{o x}}{t_{o x}} \frac{W}{L_{e f f}}$ where $\mu$ denotes the effective mobility, $\epsilon_{o x}$ the dielectric constant of the gate oxide, $t_{o x}$ a gate oxide thickness, $W$ the channel width, and $L_{e f f}$ the effective channel length.

In deep-submicron CMOS circuits, all switching transistors remain in the saturation region during the switching transition due to the velocity saturation effect [5]. Additionally, the smaller the gate length becomes, the closer the $\alpha$ moves to 1 . Consequently we can assume that $\alpha$ is equal to 1 without loss of accuracy.

As shown in Fig. 7, the following relationships are formulated.

$$
\left\{\begin{aligned}
I_{d}= & K\left\{V_{d d}-V_{t h}-\left(I_{d}-I_{C 1}\right) r_{d}-\left(1-\frac{t}{t_{s t}}\right) V_{d d}\right\} \\
I_{C 1}= & C_{1} \frac{d\left[V_{o u t}-\left\{V_{d d}-V_{t h}-\left(I_{d}-I_{C 1}\right) r_{d}\right\}\right]}{d t} \\
= & \frac{C_{1}}{C_{1}+C_{2}} I_{d} \\
& \left(t \geq t_{s r} \frac{V_{t h}}{V_{d d}}\right)
\end{aligned}\right.
$$



Fig. 8. Model of Current Waveform
Here, $t_{s r}$ is the transition time of the input signal (slew rate). From these equations, we obtain

$$
\left\{\begin{aligned}
I_{d}= & \frac{K\left(t V d d-t_{s r} V_{t h}\right)}{\left\{C_{1}+C_{2}\left(1+K r_{d}\right)\right\} t_{s r}} \\
V_{o u t}= & \frac{K V_{d d}}{2\left\{C_{1}+C_{2}\left(1+K r_{d}\right)\right\} t_{s r}} t^{2} \\
& -\frac{V_{t h} t_{s r}-K C_{2} V_{d d} r_{d}}{\left\{C_{1}+C_{2}\left(1+K r_{d}\right)\right\} t_{s r}} t+C \\
& \left(t \geq t_{s r} \frac{V_{t h}}{V_{d d}}\right)
\end{aligned}\right.
$$

where $C$ is a constant such that $V_{o u t}=0$ when $t=t_{s r} \frac{V_{t h}}{V_{d d}}$. Since in CMOS, whenever a gate undergoes a transition, it can be reduced to an equivalent inverter, we adopt a triangular model as a transition current waveform model of any gate instead of a right-angled triangular model (Fig. 8).

## VII. Experimental Results

## A. Accuracy and performance

We have applied PANGI to several industrial circuits in which the number of gates ranges from 100 to 2 Meg . CPU times for those simulations are as follows.

| circuit | \# of gates | CPU time (day) <br> (SUN ULTRA 60 300MHz) |
| ---: | ---: | ---: |
| Circuit A <br> (Memory Circuit) | 80,000 | 0.5 |
| Circuit B <br> (Graphics Circuit) | $2,000,000$ | 2.5 |
| Circuit C <br> (Graphics Circuit) | $2,000,000$ | 2.5 |

It is difficult to compare the accuracies of the estimated values and the actual results. However, several fundamental experiments confirm that our approach is very accurate. In the process of creating lookup tables (Fig.2-(1)'), the error is guaranteed to be within 10 to $15 \%$. The error induced by the upper and lower bound estimation is considered about $10 \%$. In many cases, the total error is less than $20 \%$ compared to a conventional analog simulation.

## B. False switching detection

In step (3) in Fig.2, PANGI simulates the entire circuit with blocks modeled as the current sources and parasitic resistances of the supply lines. During this process, voltage drops of the supply lines are calculated (Fig. 6). Using the voltage drop results, PANGI determines the possibility of a false switching considering logic connections.


Fig. 9. Fault Switching Simulation Result
As shown in Fig. 9, voltage drops in a sending block can cause a fanout block to receive a wrong signal even though the output remains in the same state, since the logical $V$ th of the receiving end becomes higher than the "true" level of the sending buffer. PANGI warns of such a possibility by comparing voltage drops of sending and receiving ends and logical $V t h^{\prime} s$ taking into consideration the logic connection information.

In circuit A, PANGI issued a warning of false switching which was verified through the measurement of the real chip.

## VIII. Conclusions and Future Work

We have shown that our approach can be used to estimate the peak current and voltage drops in CMOS VLSI circuits. In the estimation process, we utilized the $i M a x$ algorithm and also indicated that sequential circuits are also handled via simple extensions to the algorithm. Experimental results for industrial circuits indicated that the algorithm can be a reliable design guideline for the designers of circuits for practical uses.

As of now, a tight lower bound for sequential circuits has not been obtained. The future direction of our study is to find a reliable and fast method of obtaining a tight lower bound for sequential circuits.

## Acknowledgments

The authors would like to acknowledge the suggestions and advice from the engineers in the Sony Design Automation Department.

## References

[1] H. Kriplani, Worst case voltage drops in power and ground buses of CMOS VLSI Ph.D. dissertation, Dep. Elect. Comp. Eng., Univ. of Illinois, Urbana-Champaign, Nov. 1993.
[2] A. Krstić and K. T. Cheng, Vector Generation for Maximum Instantaneous Current through Supply Lines for CMOS Circuits, 34th Design Automation Conference Proceedings, 1997.
[3] R. Senthinathan and J. L. Prince, Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices, IEEE Journal of Solid-state Circuits, Vol. 26, No. 11, Nov. 1991.
[4] T. Sakurai and R. Newton, Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas, IEEE Journal of Solid-State Circuits, Vol. 25, No. 2, Nov. 1990.
[5] A. Vaidyanath, B. Thoroddsen, and J.L. Prince, "Effect of CMOS Driver Loading Conditions on Simultaneous Switching Noise" IEEE Transactions on Components, Packaging and Manufacturing Technology - Part B. Vol. 17, No. 4, Nov. 1994.

