Application-Driven Synthesis of Core-Based Systems

Darko Kirovski*, Chnho Lee*, Miodrag Potkonjak*, and William Mangione-Smith

* Computer Science Department, ° Electrical Engineering Department
University of California, Los Angeles, CA 90095-1596

Abstract

We developed a new hierarchical modular approach for synthesis of area-minimal core-based data-intensive systems. The optimization approach employs a novel global least-constraining most-constrained heuristic to minimize the instruction cache misses for a given application, instruction cache size and organization. Based on this performance optimization technique, we constructed a strategy to search for a minimal area processor core, and an instruction and data cache which satisfy the performance characteristics of a set of target applications. The synthesis platform integrates the existing modeling, profiling, and simulation tools with the developed system-level synthesis tools. The effectiveness of the approach is demonstrated on a variety of modern real-life applications.

1 Introduction

A typical application-specific core-based system consists of a processor core, instruction and data cache cores, and number of hardware accelerators and control blocks. Numerous ASIC manuals and documents outline the fact that most of the IC area is dedicated to the processor core and associated caches. We present a novel hierarchical fully modular approach for synthesis of core-based data-intensive ASICs that focuses on minimizing area assigned to the processor core and the cache subsystem with respect to the performance requirements of a set of target applications. The system-level approach for design of core-based implementations uses as a performance optimization technique a global least-constraining most-constrained probabilistic heuristic as a compile-time strategy for basic block static relocation [Kir97]. The goal of the synthesis approach is to select an area-minimal processor core and cache configuration that satisfy the performance requirements of a set of target applications.

Trace-driven simulation is used to accurately evaluate performance of the cache subsystem and to obtain the application execution profile. The on-line Stanford Cache Design Tool (CDT [Fkh96]) is used to estimate cache access latency and area based on properties such as cache total size, line size, feature size, replacement policy, and associativity. Data extrapolated from the available literature for commercial programmable cores is used as a simplified model to approximate processor core performance with respect to its area.

In order to bridge the gap between the profiling and modeling tools from the two traditionally independent synthesis domains (architecture and CAD), we developed a new synthesis and evaluation platform. The platform integrates the existing modeling (Stanford CDT), profiling (SHADE [Cmk94]) and simulation (DINERIII [Hll88]) tools with the developed system-level synthesis tools. Application profiles are acquired through the use of SHADE augmented with custom trace analyzer. The result of the trace analysis is an application control flow graph augmented with information on spatial and temporal correlation of branch executions. We evaluate cache subsystem performance by running the application execution on the DINERIII cache simulator. The effectiveness of the approach and the constructed simulation and evaluation platform is demonstrated on a variety of modern real-life applications, such as JPEG and MPEG decoders, GSM speech encoders, and public key protocols.

2 Previous Work

The related work can be traced through two areas: application-specific system optimization and evaluation.

Systems on silicon are becoming an important focus area for both research and commercial developers [Bo194]. Shortened design cycles, due to market pressure, have encouraged the use of predesigned processor cores. At the same time, market pressure to reduce system cost for consumer products has spurred the development of system level synthesis techniques [Pot95, Ch96, Sub96]. As embedded applications have become more sophisticated and commercially relevant, system level synthesis has also become increasingly important [Gup93, Gag94, Hen95, Lee96].

The increased interest in embedded system design with reusable components has encouraged the development of high level architecture and ASIC evaluation models. For example, The Microprocessor Report presents a monthly summary of the area and performance of numerous commercial processors [MPR96]. Instruction and data caches, as the highest level of the memory hierarchy, have been thoroughly studied in [Hll88, Jor93].

We have developed a new unified framework for synthesis and optimization that ties together some of the existing methods for system modeling and optimization. To the best of our knowledge, this is the first synthesis to use software code mapping to enable hardware savings.

3 Preliminary Discussion

In this section we describe the hardware performance models for caches and processor cores. Three factors combine to influence system performance: cache miss rates, processor performance, and system clock speed. The approach that we use here is to leverage existing models to estimate the area and performance of both caches and processor cores. This approach allows the synthesis approach to be rapidly updated and applied to new environments with new technology.

The on-line Stanford CDT is used to evaluate the impact of cache design choices on area and latency. Caches typically found in current embedded systems range from 128B to 32KB. Since higher associativity can result in significantly higher access time, we consider only direct mapped, and 2-way set associative caches. We used a fixed cache line size of 32 bytes. This decision attempts
to eliminate the well known cache penalty tradeoff problem. Large cache lines generally result in increased latency while fetching from main memory, while short cache lines increase access latency due to greater control hardware. We estimated the cache miss penalty based on the operating frequency and external bus width for each system investigated. This penalty ranges between 4 and 20 system clock cycles. Write-back was adopted instead of write-through due to its superior performance in uniprocessor systems [Jon93], though at increased hardware cost. Each of the processors considered is constrained by the Flynn limit, and thus is able to issue at most a single instruction per clock period. The caches were designed to have a single access port. A sample overview of the estimated cache model is presented in Table 1. Cache access latency and area is computed for a number of organizations and sizes, all with implementation feature size fixed at 0.5 μm and 6 transistors per CMOS SRAM cell.

<table>
<thead>
<tr>
<th>Cache</th>
<th>Property</th>
<th>1KB</th>
<th>2KB</th>
<th>4KB</th>
<th>8KB</th>
<th>96KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct</td>
<td>Area (mm²)</td>
<td>2.11</td>
<td>3.81</td>
<td>7.20</td>
<td>13.96</td>
<td>161.7</td>
</tr>
<tr>
<td></td>
<td>Clk (ns)</td>
<td>3.79</td>
<td>3.97</td>
<td>4.16</td>
<td>4.5</td>
<td>6.70</td>
</tr>
<tr>
<td>Mapped</td>
<td>Area (mm²)</td>
<td>2.38</td>
<td>4.02</td>
<td>7.29</td>
<td>13.8</td>
<td>156.1</td>
</tr>
<tr>
<td></td>
<td>Clk (ns)</td>
<td>5.67</td>
<td>5.75</td>
<td>5.94</td>
<td>6.23</td>
<td>8.54</td>
</tr>
</tbody>
</table>

Table 1: A sample of the cache area and latency model.

<table>
<thead>
<tr>
<th>Microprocessor</th>
<th>MHz</th>
<th>MFPS</th>
<th>Tech. (μm)</th>
<th>mm²</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM 510</td>
<td>75</td>
<td>80</td>
<td>0.5</td>
<td>29</td>
</tr>
<tr>
<td>Motorola 466GC</td>
<td>23</td>
<td>41</td>
<td>0.5</td>
<td>30</td>
</tr>
<tr>
<td>ARM StrongARM</td>
<td>200</td>
<td>230</td>
<td>0.35</td>
<td>33</td>
</tr>
<tr>
<td>i486GXSF</td>
<td>33</td>
<td>18</td>
<td>0.8</td>
<td>18</td>
</tr>
<tr>
<td>MIPS-6850</td>
<td>133</td>
<td>175</td>
<td>0.6</td>
<td>32</td>
</tr>
<tr>
<td>Hitachi SH7708</td>
<td>100</td>
<td>100</td>
<td>0.6</td>
<td>34</td>
</tr>
<tr>
<td>LSI Logic CW4001</td>
<td>60</td>
<td>53</td>
<td>0.5</td>
<td>3.5</td>
</tr>
<tr>
<td>LSI Logic TR4101</td>
<td>81</td>
<td>30</td>
<td>0.35</td>
<td>2</td>
</tr>
</tbody>
</table>

Table 2: A sample of the processor model.

Information on microprocessor performance and area was collected from datasheets as well as from the CPU Center Info web site [CPU]. A sample of the collected data is presented in Table 2. The range of microprocessor core area varies from 2 to 34 mm², while the clock frequencies range within 33-200 MHz.

4 The New Synthesis Approach

Figure 1 illustrates the synthesis framework. In this section we describe the role of each module and how modules are combined into an integrated synthesis system.

The core module in the synthesis flow is a global least-constraining most-constrained heuristic that guides the algorithm for basic block relocation [Kir97]. Basic blocks are repositioned statically, in a way that frequently sequentially executed basic blocks are mapped into different cache lines. The temporal correlation of branch outcomes is used to further improve cache performance by putting additional constraints on the basic block mapping. Code repositioning is accomplished with negligible increase in the static program memory size. The modification required to the program involves basic block motion, branch target updating, and branch insertion.

The application driven search for a core and cache system with minimal area requires using trace-driven cache simulation for each promising point considered in the design space. We attack these problems by carefully searching the space using bounded divide-and-conquer search algorithms with conservative sharp bounds and by providing powerful performance estimation techniques.

The developed synthesis tools are augmented with the ability to synthesize a single-chip programmable ASIC system which satisfies the requirements of multiple applications. This system requirement represents a realistic design expectation for most modern non-preemptive multi-task application specific systems. The synthesis technique considers each microprocessor core and selects the instruction and data cache design with minimal area that satisfies the individual performance requirements of all applications. The configuration which has the minimum processor and cache total area is returned as the best solution.

System performance is evaluated using a platform which integrates simulation, modeling, and profiling tools (see Figure 2). SHADE is a tracing tool which allows users to define custom trace analyzers and thus collect rich information on runtime events. SHADE currently profiles only SPARC binaries. The executable binary program is dynamically translated into host machine code. The tool provides to the translated code a stream of data directly executed to simulate and trace the original application code. A custom analyzer composed of approximately 2,000 lines of C code, is linked to SHADE to control and analyze the generated trace information. The analyzer sources relevant trace information from SHADE and builds a control flow graph (CFG) corresponding to the dynamically executed code. The analysis consists of two passes. The first pass determines the boundaries of basic blocks, while the second pass constructs a CFG by adding control flow information between basic blocks. We also collect the frequencies of control transfers through each basic block, and branch temporal correlation [Kir97]. Once the CFG is obtained, an algorithm is employed to reposition application basic blocks in such a way that instruction cache misses are minimized. Our experimentation uses a basic block relocation look up table to simulate the relocation of basic blocks in main memory. An entry in the basic block relocation table consists of two elements: the original and optimized starting address of the basic block. To simulate cache performance of a given application and data stream, we use a trace-driven cache simulator DINEROIII. System cache is described using a number of qualitative and quantitative parameters such as instruction and data cache size, replacement policy, associativity, etc.

The system optimization process is composed of a sequence of activations of each of these tools. The SHADE analyzer traces program and data memory references as well as the CFG. The CFG is used to drive the code reposition module which produces a new application mapping table. Stream of references are sent to a program that uses the basic block relocation look up table to map from the
original into the optimized address space. The remapped trace of addresses, along with all unmodified data memory references, are sent to DINERO for cache simulation.

The second phase of the synthesis strategy conducts a search for a minimal-area system configuration which satisfies the performance requirements of the target application. The search algorithm is described using the pseudocode shown in Figure 3.

For each microprocessor core type we perform a search for the smallest overall cache structure which satisfies the application’s requirements. The search starts by selecting a set of instruction cache sizes among which it is reasonable to expect that the best solution is found. For each of the sample I-cache sizes, a search is performed in order to find the smallest D-cache size which results in cache miss ratio smaller than some value defined by the application’s guaranteed timing constraints. Since the function that describes a cache miss ratio monotonically decreases with the increase of the cache size we employ binary search on the logarithmic scale of data cache sizes. The final solution is a configuration of a core, I-cache and D-cache which has the smallest total area. The search is terminated when the current solution is dominated by some existing minimal solution. Dominated solutions are found in one of the following two ways:

- For Fixed core A, the best cache subsystem so far recorded for A totals Q bytes. Fixed I-cache equals P bytes. We do not evaluate D-caches larger than $Q - P$ bytes.
- Best core-cache configuration totals R square millimeters. If we use core A of area X we terminate the search whenever the sum of the I-cache and D-cache exceeds $R - X$ square millimeters.

Since trace-driven simulation is performed every time a particular cache system is evaluated, we opt to use an approximation method in order to get faster but still accurate configuration performance measurements. In order to generate optimistic estimates we analyze the “quality” of application’s CFG partitioning based on the profile information. The cost function used to evaluate the solution is:

$$Cost(TCFG, StdO|Part.) = \sum_{j \in S_{stdO|Part.}} W_a \cdot e_j + \beta \sum_{i \in S_{stdO|Part.}} W_b \cdot e_i$$

This function is directly proportional to the sum of weights of edges that connect nodes between any two different cache line partitions and sum of weights of edges that connect nodes in the same cache line partition. The cost function is normalized with the cardinality of the set of edges which connect nodes in different cache line partitions. Parameters $\alpha$ and $\beta$ were experimentally determined and validated using the meta-algorithms methodology [Kir97]. The resulting performance estimation offset was within 5% of the simulated performance measurements.

The performance estimation function was used in our experiments in the following way. For a fixed I-cache size and a given microprocessor core we used a performance estimation technique to select the W most promising solutions ($W = 3$). Then, for those W solutions we used trace-driven simulation to find the D-cache size which results in the minimal number of overall cache misses.

Finally, previous algorithm is augmented with a capability of finding the minimal area-optimal core and cache configuration such that performance requirements of multiple non-preemptive applications are satisfied. Such synthesis task corresponds to the real-life case since many embedded communications and computing systems are composed of a set of non-preemptive real-time applications. In
order to provide multiple application targeted resource allocation, the algorithm presented in Figure 3 needs only be augmented with an improved selection step. The modification includes considering a conjunction of application requirements, rather than fulfilling a single performance constraint (see Figure 4).

Figure 4: Best instruction cache setups for a single core, four applications with fixed performance requirements and a set of fixed data cache sizes.

6 Experimental Results

We used six applications to demonstrate the effectiveness of the approach: JPEG software (Independent JPEG Group), MPEG-1 and MPEG-2 software (MPEG Software Simulation Group), PGP software, and implementation of the GSM and G.721 wireless communication protocols. The developed application driven synthesis approach resulted in area-minimal system configurations as presented in Table 3. The first column contains the application description. The next three columns describe the allocated core and cache configuration followed by the total required area for the system. The obtained results acknowledge the domination of LSI Logic cores due to their exceptional performance vs. area ratio. The size of these cores points out the fact that defining an area minimal cache subsystem for a particular application is a goal of major importance for the system designer. The diversity of selected cache structures implies that finding the area-minimal cache subsystem is an important task.

![Table 3: Area-minimal system configurations for a given application.](image)

We assembled two application mixes and performed search for area minimal configurations that satisfy performance requirements of all applications in the mix. The results are presented in Table 4. The columns in Table 4 correspond to the columns in Table 3. The area-optimal cache configuration for each application mix is selected among cache subsystems with dominating performance. The percentage of the total IC’s area dedicated to the cache subsystem, as well as strong diversity among selected minimal area cache subsystems for different applications and different timing constraints indicate the necessity of involving sophisticated system level synthesis approaches in order to minimize product’s total area while still satisfying product’s timing constraints.

7 Conclusion

We developed and evaluated a novel hierarchical approach for synthesis of programmable core-based applications. The approach synthesizes an area-optimal processor and cache system for the most common system environment, a set of non-preemptive target applications. The efficiency of the synthesis approach was tested on a set of modern multimedia and communication applications.

References


[CPU] http://infopad.eecs.berkeley.edu/CIC/


