Table of Contents

Message from the Program Chair .............................................................................................. viii
Steering Committee .................................................................................................................. ix
Technical Program Committee ................................................................................................. x
Reviewers .................................................................................................................................. xii

Invited Talk: Multimedia: A New Design Challenge for Systems-On-Silicon .................. 1
  H. Holzapfel, Siemens AG, Germany

Session 1: Hardware/Software Co-Design
  Chair: W. Rosenstiel, University of Tübingen, Germany

  Sensitivity-Driven Co-Synthesis of Distributed Embedded Systems ............................... 4
    T-Y. Yen and W. Wolf

  Multiple-Process Behavioral Synthesis for Mixed Hardware/Software Systems ........... 10
    J.K. Adams and D.E. Thomas

  An Approach to Interface Synthesis .................................................................................... 16
    J. Madsen and B. Hald

  The Chinook Hardware/Software Co-Synthesis System ................................................... 22
    P.H. Chou, R.B. Ortega, and G. Borriello

  Clustering for Improved System-Level Functional Partitioning ...................................... 28
    F. Vahid and D.D. Gajski

Session 2: Code Generation and Software Synthesis
  Chair: G. Goossens, IMEC, Belgium

  Optimal Code Generation for Embedded Memory Non-Homogeneous
  Register Architectures ............................................................................................................ 36
    G. Araujo and S. Malik

  Optimal Register Assignment to Loops for Embedded Code Generation ....................... 42
    D.J. Kolson, A. Nicolau, N. Dutt, and K. Kennedy

  Real-Time Multi-Tasking in Software Synthesis for Information
  Processing Systems ................................................................................................................ 48
    F. Thoen, M. Cornero, G. Goossens, and H. De Man

  Time-Constrained Code Compaction for DSPs ................................................................. 54
    R. Leupers and P. Marwedel

  Industrial Experience Using Rule-Driven Retargetable Code Generation
  for Multimedia Applications ................................................................................................. 60
    C. Liem, P. Paulin, M. Cornero, and A. Jerraya

Panel: System Synthesis Research and Industry Expectations: How Do We Converge?
  Moderator: P.G. Paulin, SGS-Thomson Microelectronics, France

Invited Talk: Real-Time Systems Specification and Verification ......................................... 69
  J. Sifakis, VERIMAG, France
Session 3: Behavioral Synthesis

Chair: C. Gebotys, University of Waterloo, Canada

Synthesis of Pipelined DSP Accelerators with Dynamic Scheduling .................................................. 72
  P. Schaumont, B. Vanthournout, I. Bolsens, and H. De Man
An Exact Methodology for Scheduling in a 3D Design Space ............................................................... 78
  S. Chaudhuri, S.A. Blythe, and R.A. Walker
Procedure Exlining: A Transformation for Improved System and Behavioral Synthesis .................................. 84
  F. Vahid
Array Mapping in Behavioral Synthesis .................................................................................................. 90
  H. Schmit and D.E. Thomas
On the Use of VHDL-Based Behavioral Synthesis for Telecom ASIC Design ........................................ 96
  M. Genoe, P. Vanoostende, and G. Van Wauwe

Session 4: Low Power and Estimation Techniques for Behavioral and System Level Synthesis

Chair: L. Stoh, IBM, U.S.A.

Scheduling and Resource Binding for Low Power .................................................................................. 104
  E. Musoll and J. Cortadella
Power Analysis and Low-Power Scheduling Techniques for Embedded DSP Software ................................ 110
  M.T-C. Lee, V. Tiwari, S. Malik, and M. Fujita
A Path-Based Technique for Estimating Hardware Runtime in HW/SW-Cosynthesis .............................. 116
  J. Henkel and R. Ernst
A Comprehensive Estimation Technique for High-Level Synthesis ...................................................... 122
  S.Y. Ohm, F.J. Kurdahi, N. Dutt, and M. Xu
Profiling in the ASP Codesign Environment ......................................................................................... 128
  M.F. Parkinson and S. Parameswaran

Panel: How Do We Reduce Digital System Power at the System Level?

Moderator: P. Landman, Texas Instruments, U.S.A.

Session 5: Design Methods for HW/SW Systems

Chair: B. Walker, Rensselaer Polytechnic Institute, U.S.A.

WWW Based Structuring of Codesigns .................................................................................................... 138
  P.G. Plöger, J. Wilberg, M. Langevin, and R. Camposano
System Level Verification of Video and Image Processing Specifications ............................................. 144
  H. Samsom, F. Franssen, F. Catthoor, and H. De Man
Synthesis of System-Level Communication by an Allocation-Based Approach ..................................... 150
  J.-M. Daveau, T. Ben Ismail, and A.A. Jerraya
Modeling and Simulation of Heterogeneous Real-Time Systems Based on a Deterministic Discrete Event Model ........................................................................................................... 156
  J. Teich, L. Thiele, and E.A. Lee
A System Level Design Methodology for the Optimization of Heterogeneous Multiprocessors .................. 162
  M. Schwieggershausen and P. Pirsch