Sessions Index

Session 1 - Panel: Executive Perspective on the Future of the EDA Industry and Design Technology
Session 2 - Design of UltraSPARC
Session 3 - Power Considerations in Synthesis
Session 4 - Technology and Layout Dependent Synthesis
Session 5 - Issues in EDA Frameworks
Session 6 - Panel: Managing Design Change - Lessons Learned
Session 7 - Scheduling and Retiming in Architectural Synthesis
Session 8 - Delay Test and Diagnosis
Session 9 - Discrete-Event Simulation
Session 10 - Panel: Power Minimization in IC Design
Session 11 - Storage Synthesis and Optimization
Session 12 - Retiming and Sequential ATPG
Session 13 - Partitioning and Placement
Session 14 - Design Case Studies
Session 15 - Panel: University-Industry Ties: How Can They Be Improved?
Session 16 - Low Power Design
Session 17 - Extraction and Module Generation
Session 18 - Advanced Methods in Practice
Session 19 - Sequential Logic Synthesis
Session 20 - Fault Modeling and Simulation
Session 21 - CAD for Interconnect
Session 22 - Tutorial: ASIC Prototyping
Session 23 - Datapath Synthesis and Modeling
Session 24 - Learning and Counterexamples in Formal Verification
Session 25 - Analog CAD
Session 26 - Panel: DOS, Windows, UNIX: EDA and the OS Wars
Session 27 - Software Analysis and Synthesis
Session 28 - Electrical Simulation
Session 29 - Optimization of Clock and Power Distribution
Session 30 - Concurrent Engineering
Session 31 - Panel: The ESDA Landscape: Who Will Dominate?
Session 32 - Formal Verification of Arithmetic Circuits
Session 33 - Routing for FPGAs
Session 34 - EDA and the WWW
Session 35 - Code Generation for Embedded Systems
Session 36 - Switching Activity and Power Analysis
Session 37 - Combinational Logic Synthesis
Session 38 - Panel: Deep Submicron Design Challenges
Session 39 - Complexity Measures for VHDL
Session 40 - Timing Analysis and Optimization
Session 41 - Asynchronous Synthesis