VHDL and Cyclic Corrector Codes

France Mendez
CNET Grenoble (France Telecom)

Abstract
Cyclic corrector codes, or "block codes", are often used in telecommunications systems. To facilitate the design of coding/decoding circuits using this type of code, we described the usual algorithms using VHDL. The mathematics used for these codes requires special packages to be created describing the functions on Galois Fields. The synthesis of components performing these functions provided the necessary information for choosing the model of architecture.

Introduction
When studying cyclic corrector codes, we were confronted with multiple notations and numerous algorithms. The model written in VHDL allowed us to compare the different algorithms using a unique notation, and the simulation of VHDL descriptions enabled various processes to be explored. With these descriptions, we have been able to evaluate the performances of each decoding method. Using the results of the synthesis of algebraic basic operators, it has also been possible to help designers choose the optimum architecture.

All the algorithms used for decoding linear block codes require mathematics based on the Finite Fields. To understand the theory of the cyclic corrector codes, it is necessary to make a short presentation of the Finite, or Galois, Fields. First we will explain how VHDL makes it possible to synthesize operations over the Finite Fields. After we will describe how to model decoders using VHDL. Finally we will show how the modelling can help in the choice of the most appropriate architecture.

1. Presentation of Finite Fields

1.1. What are Finite Fields

The Galois Fields are vectorial fields with a finite number of elements. Each element A of the fields can be represented as a vector on the primitive element named "α":

\[ A = \sum_{j=0}^{M-1} a_j \alpha^j \]

where \( \alpha \) is a root of a monic polynomial \( P(x) = \sum_{j=0}^{M-1} p_j x^j \) and \( P(\alpha) = 0 \).

As binary fields are normally used, \( a_j \) and \( p_j \) are 1 or 0. All the non-zero elements of the fields can also be represented as a power of \( \alpha \).

For example in the field \( \text{GF}(2^3) \), formed with the primitive polynomial \( x^3 + x + 1 \), \( \alpha^3 = \alpha + 1 \) and the elements can thus have three representations:

<table>
<thead>
<tr>
<th>logarithmic</th>
<th>polynomial</th>
<th>vector</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0 0 1</td>
</tr>
<tr>
<td>( \alpha )</td>
<td>( \alpha )</td>
<td>0 1 0</td>
</tr>
<tr>
<td>( \alpha^2 )</td>
<td>( \alpha^2 )</td>
<td>1 0 0</td>
</tr>
<tr>
<td>( \alpha^3 )</td>
<td>( \alpha + 1 )</td>
<td>0 1 1</td>
</tr>
<tr>
<td>( \alpha^4 )</td>
<td>( \alpha^2 + \alpha )</td>
<td>1 1 0</td>
</tr>
<tr>
<td>( \alpha^5 )</td>
<td>( \alpha^2 + \alpha + 1 )</td>
<td>1 1 1</td>
</tr>
</tbody>
</table>
In a binary field the fundamental property of $\alpha$ is that $\alpha^{2^{M}-1}=1$. A binary Galois Field has only $(2^M-2)$ non-zero elements. The zero element can not normally be represented as a power of $\alpha$. To have a complete logarithm-representation, we represent arbitrarily the vector ZERO with $\alpha^{2^{M}-1}$. This necessitates testing the zero value in each function.

We will now see how VHDL transforms this complicated mathematical theory into synthesizable components.

### 1.2. The VHDL modelling for Finite Fields

To describe the algebra in Galois Fields using VHDL, a package of new types is defined first, following by other packages for the algebraic functions.

As explained, there are three representations of each element, but the polynomial and the vector can be described using the same type called GFPM (subtype of bit vector). Another type named GF_ALPHA (subtype of integer) is used for the logarithm. Conversion functions allow translation between the representations.

```
library IEEE, ALGEBRE_IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
package GF2_TYPE is
  -- Declaration of the order of the Field M
  constant M : NATURAL := 8;
  -- declaration of INFINITE
  constant INFINITE : NATURAL := 2**M-1;
  -- Field element as polynomial
  subtype GFPM is UNSIGNED(M-1 downto 0);
  -- Field element as power of Alpha
  subtype GF_ALPHA is INTEGER range 0 to INFINITE;
end GF2_TYPE;
```

Two other types were defined:
- MOT to represent a vector of GF_ALPHA, to represent the polynomials with coefficients in GF($2^M$).
- GF_ALPHABIT : the representation of a GF_ALPHA in bit vector, i.e. the representation of an integer in bit vector.

For example, we often use the constant `V_INFINITE`, which is a vector with all the components at '1'. This constant is equivalent to the zero value in vectorial representation.

In another package the basic operations over Finite Fields are described: addition, product, division, inversion, exponentiation, and multiplication by an integer. In a binary field the subtraction does not exist. Addition is described for the GFPM:type and the GF_ALPHA:type.

```
library ALGEBRE_IEEE, IEEE;
use ALGEBRE_IEEE.GF2_TYPE.all;
use IEEE.std_logic_1164.all;
package GF2_SYNTH is
  -- Definition of addition
  -- of finite field elements
  function PLUS_GFPM(OPA, OPB: in GFPM) return GFPM;
  -- Definition of addition
  -- of finite field elements
  function PLUS_GFLOG(OPA, OPB: in GF_ALPHABIT) return GF_ALPHABIT;
  -- Definition of addition
  -- of finite field elements
  function PLUS_GFLOG(OPK1, OPK2: in GF_ALPHA) return GF_ALPHA;
end GF2_SYNTH;
```

As the decoding generally uses more products than additions, the other functions are only described for GF_ALPHA.

In polynomial representation, the **addition** is a simple EXCLUSIVE-OR.

```
library IEEE, ALGEBRE_IEEE;
use IEEE.std_logic_1164.all;
package GF2_SYNTH is
  -- Definition of addition in GF($2^M$)
  -- polynomial representation
  function PLUS_GFPM(OPA, OPB: in GFPM) return GFPM is
    begin
      return (OPA xor OPB);
    end PLUS_GFPM;
end GF2_SYNTH;
```

With the GF_ALPHA there are two possibilities: either convert A and B into GFPM, use an EXCLUSIVE-OR, and convert the result into GF_ALPHA; or use the ZECH'logarithm to perform the addition.
\[ \alpha^{Z(x)} = \alpha^x + 1 \]

Then:
\[ \alpha^x + \alpha^y = \alpha^{(x + Z((y-x) \mod(2^M-1)))) \mod(2^M-1)} = \\
\alpha^{(y+Z((x-y) \mod(2^M-1)))) \mod(2^M-1)} \]

The first method uses three tables, the second only one, but the modulo'addition and modulo'subtraction are more complicated. The logic synthesis showed that the second method is more interesting when M is higher than 5 (the usual case is 8).

As an example, the function PLUS_GFLOG, which performs the addition of two elements of GF(2^M) in logarithmic representation.

```
function PLUS_GFLOG(OPA, OPB: in GF_ALPHABIT)
  return GF_ALPHABIT is
  variable ADDRESS, VALUE, A, B : GF_ALPHABIT;
  begin
    --case of equality of the operands
    if OPA = OPB then
      return V_INFINITE;
    --case of null operand
    elsif OPA = V_INFINITE then
      return OPB;
    elsif OPB = V_INFINITE then
      return OPA;
    -- normal case
    elsif M < 6 then
      A := TO_GFPM(OPA);
      B := TO_GFPM(OPB);
      return TO_ALPHABIT(A xor B);
    else
      ADDRESS := SUB_MOD(OPB, OPA);
      VALUE := TO_ZECH(ADDRESS);
      return PLUS_MOD(VALUE, OPB);
    end if;
  end PLUS_GFLOG;
```

The product of GF_ALPHA also uses the addition modulo (2^M-1):
\[ C = \alpha^a \times \alpha^b = \alpha^{(a+b) \mod(2^M-1)} \]

The exponentiation is like the product:
\[ C = A^n = (\alpha^a)^n = \alpha^{(a\times n) \mod(2^M-1)} \]

For the decoding processes, only square and cube are needed.

A special case is the inversion, i.e. when n = -1. However, we must be sure that A is non-zero if n is negative.

\[ A^{-1} = \alpha^{2^M-1-a} \]

For the division:
\[ C = A / B = \alpha^{(a-b) \mod(2^M-1)} \] if B ≠ 0

For the multiplication of A by an integer n we can note that in a binary field \( A + A = 0 \). So if n is even the result is zero:
\[
\begin{align*}
  n \times A &= 0 & \text{if } n \text{ even} \\
  & A & \text{if } n \text{ odd}
\end{align*}
\]

All these functions can be modelled to be synthesized using a logic synthesizer.

```
-- function addition modulo (2**M-1)
-- for UNSIGNED
function PLUS_MOD(OPA, OPB : in GFPM)
  return GFPM;

-- function subtraction modulo (2**M-1)
-- for UNSIGNED
function SUB_MOD(OPA, OPB : in GFPM)
  return GFPM;
```

They sometimes use intermediate functions, like PLUS_MOD or SUB_MOD, to calculate the addition or subtraction of two integer modulo (2^M - 1), which are described in the package.

A package has also been written containing the conversion tables usually used for various values of M. With this
package we can synthesize the conversion functions between both representations.

Using all these packages, the decoding processes can now be described.

2. Decoding Block codes

A cyclic code is a set \( C \) verifying:
\[
(c_0, c_1, ..., c_{n-1}) \in C \Rightarrow (c_{n-1}, c_0, ..., c_{n-2}) \in C
\]
\[
C = (c_0, c_1, ..., c_{n-1}) = C(x) = c_0 + c_1 x + ... + c_{n-1} x^{n-1}
\]
\[
C(x) \in C \Rightarrow x \times C(x) \in C
\]

The \( c_i \) are elements of the Finite Field \( \text{GF}(2^M) \).

For each code there is a generator polynomial \( G(x) \). Each element \( C(x) \) of code \( C \) is a multiple of \( G(x) \):
\[
C(x) = x^r \times I(x) + R(x) = Q(x) \times G(x)
\]

where \( I(x) \) is the polynomial containing the information before coding.

A Reed-Solomon code is normally named with the parameters (\( N, K, d \)):

- \( N \): the number of symbols in the transmitted coded word
- \( d \): the distance of the code
- \( K \): the number of information symbols

Usually \( N \) is \( 2^M - 1 \). A code of distance \( d \) can correct \( T \) errors if \( d \geq 2T + 1 \). The code is generated using polynomial \( G(x) \):
\[
G(x) = \prod_{i=0}^{2T-1}(x - \alpha^i)
\]

Several methods exist for decoding cyclic corrector codes. The most well known is the Berlekamp algorithm [2]. A combinational method can also be used [5], or a method developed by Youzhi in [9], which is like Berlekamp’s, but without inversion. Another method uses a function similar to the Fourier Transform [4]. Not all the decoding methods are described in this paper. We only show how VHDL can help to describe different decoding methods, using component instantiation.

2.3. Modelling decoders

All the decoding processes are made of several blocks.

In the "frequency-domain" there is the direct method (Berlekamp or Youzhi) with:
1 - calculation of syndromes
2 - calculation of sigma
3 - calculation of error positions with the Chien search
4 - error evaluation
5 - correction

This case can be represented using the schema shown in figure 1.

In the case of the transform method (Blahut) the blocks are:
1 - "transformed errors"
2 - calculation of sigma
3 - calculation of last "transformed errors"
4 - correction

We can also use the "Time-domain" (Shayan):
1 - calculation of sigma in time-domain
2 - correction

We have described each block as an entity. The architecture can be "functional" or "structural". All the entities are generic with \( N \) and \( T, M \) is a constant defined in the package `GF2_TYPE`.

For example:

```vhdl
library ALGEBRE_IEEE, IEEE;
use IEEE.std_logic_1164.all;
use ALGEBRE_IEEE.GF2_TYPE.all;
entity YOUZHI_RS is
    generic(T, N : INTEGER);
    port(S : in MOT(2*T-1 downto 0);  -- syndrome polynomial
        RS, H_BIT, H_SYMB, H_MOT : in STD_LOGIC;  -- word clock
        SIGMA_PRET : out STD_LOGIC;  -- control signal
        SIGMA, OMEGA : out MOT(T downto 0));  -- polynomials sigma and omega
end;
```

For the Syndrome component instantiation we use the "generate" VHDL instruction.

```vhdl
G_SYN : for J in 0 to 2*T-1 generate
```
Using the functional architectures, we have simulated the different decoding processes. These architectures have also been used to evaluate the performances of a panel of six decoders [3]. See figure 2.

The results of the following table are based on the algebraic operators used in the algorithms.

<table>
<thead>
<tr>
<th>Decoder</th>
<th>Complexity</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-serial</td>
<td>7SA 8SM 1SINV 1SD</td>
<td>2NT+(19/2)T+12</td>
</tr>
<tr>
<td>2-serial</td>
<td>5SA (T+1)SA</td>
<td>2NT+(13/2)T+7</td>
</tr>
<tr>
<td>3-serial</td>
<td>6SA 11SM 1SD</td>
<td>2NT+6T^2+(27/2)T+8</td>
</tr>
<tr>
<td>4-serial</td>
<td>8SA 7SM 1SINV</td>
<td>3NT+3N+4T-2T^2+7</td>
</tr>
<tr>
<td>5-serial</td>
<td>7SA 7SM 2SD</td>
<td>3NT+3N+4T-2T^2+7</td>
</tr>
<tr>
<td>5-parallel</td>
<td>(N+4T+2)SA</td>
<td>2NT+2N+6T+10</td>
</tr>
<tr>
<td>6-serial</td>
<td>4SA 8SM 1SINV</td>
<td>5N^2+10N+5</td>
</tr>
<tr>
<td>6-parallel</td>
<td>3SA 7SM 1SINV</td>
<td>2(N+1)</td>
</tr>
</tbody>
</table>

SA : addition  
SM : product  
SD : division  
SINV : inversion  

**2.4. Choice of architecture for synthesis**

Using our VHDL-Synthesis tool we have evaluated components performing the functions on Galois Fields. In the usual case, the number of standard cells of each operator is :

<table>
<thead>
<tr>
<th>operator</th>
<th>M = 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>log addition</td>
<td>695</td>
</tr>
<tr>
<td>log division</td>
<td>110</td>
</tr>
<tr>
<td>log product</td>
<td>95</td>
</tr>
<tr>
<td>log cube</td>
<td>43</td>
</tr>
<tr>
<td>log inversion</td>
<td>13</td>
</tr>
<tr>
<td>vectorial addition</td>
<td>8</td>
</tr>
</tbody>
</table>

Based on Table 1, we obtain the following results in terms of number of standard cells for the different decoders :

<table>
<thead>
<tr>
<th>Decoder</th>
<th>T = 2</th>
<th>T = 5</th>
<th>T = 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-Serial</td>
<td>5 748</td>
<td>5 748</td>
<td>5 748</td>
</tr>
<tr>
<td>1-Parallel</td>
<td>11 688</td>
<td>23 253</td>
<td>34 818</td>
</tr>
<tr>
<td>2-Serial</td>
<td>4 565</td>
<td>4 565</td>
<td>4 565</td>
</tr>
<tr>
<td>2-Parallel</td>
<td>10 220</td>
<td>18 560</td>
<td>26 900</td>
</tr>
<tr>
<td>3-Serial</td>
<td>5 325</td>
<td>5 325</td>
<td>5 325</td>
</tr>
<tr>
<td>3-Parallel</td>
<td>9 055</td>
<td>14 650</td>
<td>20 245</td>
</tr>
<tr>
<td>4-Serial</td>
<td>6 238</td>
<td>6 238</td>
<td>6 238</td>
</tr>
<tr>
<td>4-Parallel</td>
<td>189 088</td>
<td>203 023</td>
<td>216 958</td>
</tr>
<tr>
<td>5-Serial</td>
<td>5 750</td>
<td>5 750</td>
<td>5 750</td>
</tr>
<tr>
<td>5-Parallel</td>
<td>187 335</td>
<td>198 045</td>
<td>208 755</td>
</tr>
<tr>
<td>6-Serial</td>
<td>3 553</td>
<td>3 553</td>
<td>3 553</td>
</tr>
</tbody>
</table>
Table 1 also gives us approximate arrays in 0.7 µ technology:

<table>
<thead>
<tr>
<th>Decoder</th>
<th>T = 2</th>
<th>T = 5</th>
<th>T = 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-Serial</td>
<td>10 mm²</td>
<td>10 mm²</td>
<td>10 mm²</td>
</tr>
<tr>
<td>1-Parallel</td>
<td>20 mm²</td>
<td>41 mm²</td>
<td>61 mm²</td>
</tr>
<tr>
<td>2-Serial</td>
<td>8 mm²</td>
<td>8 mm²</td>
<td>8 mm²</td>
</tr>
<tr>
<td>2-Parallel</td>
<td>17 mm²</td>
<td>31 mm²</td>
<td>45 mm²</td>
</tr>
<tr>
<td>3-Serial</td>
<td>9 mm²</td>
<td>9 mm²</td>
<td>9 mm²</td>
</tr>
<tr>
<td>3-Parallel</td>
<td>15 mm²</td>
<td>25 mm²</td>
<td>34 mm²</td>
</tr>
<tr>
<td>4-Serial</td>
<td>11 mm²</td>
<td>11 mm²</td>
<td>11 mm²</td>
</tr>
<tr>
<td>4-Parallel</td>
<td>338 mm²</td>
<td>362 mm²</td>
<td>387 mm²</td>
</tr>
<tr>
<td>5-Serial</td>
<td>10 mm²</td>
<td>10 mm²</td>
<td>10 mm²</td>
</tr>
<tr>
<td>5-Parallel</td>
<td>334 mm²</td>
<td>352 mm²</td>
<td>370 mm²</td>
</tr>
<tr>
<td>6-Serial</td>
<td>6 mm²</td>
<td>6 mm²</td>
<td>6 mm²</td>
</tr>
</tbody>
</table>
To choose an appropriate architecture, the designer must compare the area, but also the time performances. The logic Synthesizer provides the time period for the operators:

<table>
<thead>
<tr>
<th>Operator</th>
<th>Time (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>log addition</td>
<td>77.6</td>
</tr>
<tr>
<td>log division</td>
<td>1.1</td>
</tr>
<tr>
<td>log product</td>
<td>27.2</td>
</tr>
<tr>
<td>log cube</td>
<td>19.1</td>
</tr>
<tr>
<td>log inversion</td>
<td>17.8</td>
</tr>
<tr>
<td>vectorial addition</td>
<td>7.4</td>
</tr>
</tbody>
</table>

In the case $T = 2$, the results for the latency in clock cycles are the following:

<table>
<thead>
<tr>
<th>Decoders</th>
<th>M=8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-Serial/2-Serial</td>
<td>1055</td>
</tr>
<tr>
<td>1-Parallel/2-Parallel</td>
<td>1049</td>
</tr>
<tr>
<td>3-Parallel</td>
<td>1044</td>
</tr>
<tr>
<td>3-Serial</td>
<td>1083</td>
</tr>
<tr>
<td>4-Serial/5-Serial</td>
<td>2311</td>
</tr>
<tr>
<td>4-Parallel/5-Parallel</td>
<td>1558</td>
</tr>
<tr>
<td>6-Parallel</td>
<td>514</td>
</tr>
<tr>
<td>6-Serial</td>
<td>330245</td>
</tr>
</tbody>
</table>

The complete results given in [3] and [7] will help the designer to choose the smallest and fastest Reed-Solomon decoder.

**Conclusion**

The use of VHDL has allowed us to work in different steps. First the description of the algebra on Finite Fields; secondly the comparison between different decoding methods and the evaluation of the different performances; and thirdly the synthesis.

Finally, the very mathematical theory of cyclic corrector codes can become VLSI circuits with the help of VHDL and synthesis.

**Bibliography**