Table of Contents

Executive Committee
General Chair's Message
Technical Program Committee
1993 ACM/IEEE Best Paper Award
1994 ACM/IEEE Best Paper Award
Design Automation Conference Scholarship Awards
Call for Papers 1995
Reviewers

1994 Keynote Address
Douglas G. Fairbairn

SESSION 1 COMPONENT AND LIBRARY MANAGEMENT SYSTEMS
Chair: J.H. Carey

1.1 Component and Library Management Tutorial
Romesh Wadhwani

SESSION 2 SOFTWARE AND INSTRUCTION SET SYNTHESIS
Chair: Raul Camposano

2.1 Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems
Pai Chou, Gaetano Borriello

2.2 Synthesis of Instruction Sets for Pipelined Microprocessors
Ing-Jer Huang, Alvin M. Despain

SESSION 3 TRANSITION DENSITIES FOR SEQUENTIAL SYSTEMS
Chair: Farid N. Najm

3.1 A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits
Jose Monteiro, Srinivas Devadas, Bill Lin

3.2 Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs
Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain

SESSION 4 CAD FOR ANALOG AND HIGH-PERFORMANCE DIGITAL CIRCUITS
Chair: John Cohn

4.1 ASTRX/OBLX: Tools for Rapid Synthesis of High Performance Analog Circuits
Emil S. Ochotta, Rob A. Rutenbar, L. Richard Carley

4.2 Simultaneous Placement and Module Optimization of Analog IC's
Edoardo Charbon, Enrico Malavasi, Davide Pandini, A. Sangiovanni-Vincentelli
4.3 Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits
   Sharad Mehrotra, Paul Franzon, Wentai Liu

SESSION 5A MANAGEMENT OF ELECTRONIC DESIGN AUTOMATION
Chair Ron Collett

5a.1 Management Issues in EDA
   Ajit M. Prabhu

SESSION 5B PANEL: EXECUTIVE PERSPECTIVE AND VISION OF THE FUTURE OF EDA
Chair Ron Collett

Panel Members:
   Rick Carlson, Joseph Costello, Doug Fairbairn, Aart de Geus, Alain Hanover, Wally Rhines

SESSION 6 ASYNCHRONOUS SYNTHESIS
Chair Luciano Lavagno

6.1 A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules
   Gjalt G. de Jong, Bill Lin

6.2 Basic Gate Implementation of Speed-Independent Circuits
   Alex Kondratyev, Michael Kishinevsky, Bill Lin, Peter Vanbekbergen, Alexandre Yakovlev

6.3 A Modular Partitioning Approach for Asynchronous Circuit Synthesis
   Ruchir Puri, Jun Gu

6.4 Performance Analysis Based on Timing Simulation
   Christian D. Nielsen, Michael Kishinevsky

SESSION 7 NEW DEVELOPMENTS IN DESIGN FOR TEST
Chair Janak H. Patel

7.1 Implicit Computation of Minimum-Cost Feedback-Vertex Sets for Partial Scan and Other Applications
   Pranav Ashar, Sharad Malik

7.2 An Exact Algorithm for Determining Partial Scan Flip-Flops
   Srimat T. Chakradhar, Arun Balakrishnan, Vishwani D. Agrawal

7.3 Resynthesis and Retiming for Optimum Partial Scan
   Srimat T. Chakradhar, Sujit Dey

7.4 Clock Grouping: A Low Cost DFT Methodology for Delay Testing
   Wen-Chang Fang, Sandeep K. Gupta
SESSION 8  TIMING ANALYSIS
Chair    Rajit Chandra

8.1   Exact Minimum Cycle Times for Finite State Machines
      William K.C. Lam, Robert K. Brayton, A. Sangiovanni-Vincentelli

8.2   Interface Timing Verification with Application to Synthesis
      Elizabeth A. Walkup, Gaetano Borriello

8.3   Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs
      Anurag P. Gupta, Daniel P. Siewiorek

8.4   The Minimization and Decomposition of Interface State Machines
      Ajay J. Daga, W. Birmingham

8.5   Statistical Delay Modeling in Logic Design and Synthesis
      Horng-Fei Jyu, Sharad Malik

SESSION 9  MANAGING THE DESIGN PROCESS
Chair    James E. King

9.1   Partnering with EDA Vendors: Tips, Techniques, and the Role of Standards
      Sean Murphy

9.2   Cost of Silicon Viewed from a VLSI Design Perspective
      Wojciech Maly

SESSION 10  ESTIMATION AND SYNTHESIS OF MEMORY STRUCTURES
Chair    Gaetano Borriello

10.1  Memory Estimation for High Level Synthesis
      Ingrid Verbauwhede, Chris Scheers, Jan Rabaey

10.2  Minimization of Memory Traffic in High-Level Synthesis
      David J. Kolson, Alexandru Nicolau, Nikil Dutt

10.3  Sequencer-Based Data Path Synthesis of Regular Iterative Algorithms
      Mohammed Aloqeeley, C.Y. Roger Chen

SESSION 11A  INTELLIGENCE PROPERTY
Chair    Dennis S. Fernandez

11a.1  Protecting Your Intellectual Property
      Dennis S. Fernandez
SESSION 11B PANEL: SOFTWARE PATENTS AND THEIR POTENTIAL IMPACT ON THE EDA COMMUNITY
Chair: Dennis Fernandez

Panel:
Herman Beke, George C. Chen, Ewald Detjens, Joseph E. Hustein, William Lattin, William M. vanCleemput

SESSION 12 TECHNOLOGY-DRIVEN ROUTING
Chair: Satoshi Goto

12.1 Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing of FPGAs
D.F. Wong, Kai Zhu

12.2 Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture
Yachyang Sun, C.L. Liu

12.3 A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's
Ikuo Harada, Hitoshi Kitazawa

12.4 A Unified Approach to Multilayer Over-the-Cell Routing
Siddharth Bhingarde, S. Madhwapathi, Anand Panyam, Naveed A. Sherwani

SESSION 13 PANEL: ESDA AND DESIGN ABSTRACTION: HOW HIGH IS UP?
Chair: Geoffrey Bunza

Panel:
Ed Frank, Tommy Jansson, Steve Ma, Steve Schulz, Alex Silbey

SESSION 14 DATA-PATH SYNTHESIS AND TEST
Chair: Robert A. Walker

14.1 Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching
Miodrag M. Potkonjak, Mani Srivastava, Anantha Chandrakasan

14.2 Clock Period Optimization during Resource Sharing and Assignment
S. Bhattacharya, Sujit Dey, Franc Brglez

14.3 Optimizing Resource Utilization and Testability Using Hot Potato Techniques
Miodrag M. Potkonjak, Sujit Dey

14.4 Microarchitectural Synthesis of VLSI Designs with High Test Concurrency
Ian G. Harris, Alex Orailoglu
SESSION 15  TOPICS IN VERIFICATION AND DIAGNOSIS
Chair       David Long

15.1  Rectification of Multiple Logic Design Errors in Multiple Output Circuits
     Masahiro Tomita, Tamotsu Yamamoto, Fuminori Sumikawa, Kotaro Hirano

15.2  Error Diagnosis for Transistor-Level Verification
     Andreas Kuehlmann, David I. Cheng, Arvind Srinivasan, David P. Lapotin

15.3  Heuristic Minimization of BDDs Using Don't Cares
     Thomas R. Shiple, Ramin Hojati, A. Sangiovanni-Vincentelli, Robert K. Brayton

SESSION 16  FPGA PARTITIONING AND OPTIMIZATION
Chair       Jonathan Rose

16.1  Clock Skew Minimization during FPGA Placement
     Kai Zhu, D.F. Wong

16.2  Multi-Way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device
     Cost and Interconnect
     Roman Kuznar, Franc Brglez, Baldomir Zajc

16.3  Circuit Partitioning for Huge Logic Emulation Systems
     Nan-Chi Chou, Lung-Tien Liu, Chung-Kuan Cheng, Wei-Jin Dai, Rodney Lindelof

SESSION 17  DESIGN IMPLEMENTATION
Chair       James A. Rowson

17.1  Experience with Image Compression Chip Design Using Unified System Construction Tools
     Pravil Gupta, Chih-Tung Chen, J.C. Desouza-Batista, Alice C. Parker

17.2  The Use of CAD Frameworks in a CIM Environment
     Wang Tek Kee, Dennis C.H. Sng, Jacob Gan, Low Kin Kiong

17.3  Basic Concept of Cooperative Timing-Driven Design Automation Technology for High-Speed
     RISC Processor: HARP-1
     Hidekazu Terai, Kazutoshi Gemma, Yohsuke Nagao, Yasuo Satoh, Yasuhiro Ohno

SESSION 18  BDD TECHNIQUES AND FORMAL VERIFICATION
Chair       Ellen M. Sentovich

18.1  Probabilistic Analysis of Large Finite State Machines
     Gary D. Hachtel, Enrico Macii, Abelardo Pardo, Fabio Somenzi

18.2  New Techniques for Efficient Verification with Implicitly Conjoined BDDs
     Alan J. Hu, Gary York, David L. Dill

18.3  BDD Variable Ordering for Interacting Finite State Machines
     Adnan Aziz, Serdar Tasiran, Robert K Brayton
18.4 Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths
Gianpiero Cabodi, Paolo Camurati, Stefano Quer

SESSION 19 PANEL: MICROPROCESSOR TESTING: WHICH TECHNIQUE IS BEST?
Chair: Jacob A. Abraham

Panel
Manuel D'abreu, Bulent I. Dervisoglu, Marc E. Levitt, Hector R. Sucar, Ron Walther

SESSION 20 FPGA PLACEMENT AND ROUTING
Chair Dwight D. Hill

20.1 Placement and Routing for a Field Programmable Multi-Chip Module
Sanko H. Lan, Avi Ziv, Abbas El Gamal

20.2 Performance-Driven Simultaneous Place and Route for Row-Based FPGAs
Sudip K. Nag, Rob A. Rutenbar

20.3 Layout Driven Logic Synthesis for FPGAs
Shih-Chieh Chang, Kwang-Ting Cheng, Nam-Sung Woo, M. Marek-Sadowska

SESSION 21A FORMAL VERIFICATION
Chair Ron Collett

21A.1 Fitting Formal Methods into the Design Cycle
Ken McMillan

SESSION 21B PANEL: COMPLEX SYSTEM VERIFICATION: THE CHALLENGE AHEAD
Chair Ron Collett

Panel:
Martin Baynes, Ken McMillan, Stephen Ricca, Alberto Sangiovanni-Vincentelli, Steve Sapiro, Johan van Ginderdeuren, Naeem Zafar

SESSION 22 LAYOUT AND TECHNOLOGY DEPENDENT SYNTHESIS
Chair Gabriele Saucier

22.1 A Comprehensive Approach to Logic and Physical Design for Two-Dimensional Logic Arrays
Andisheh Sarabi, Song Ning, Ma Chrzanowska-Jeske, Marek A. Perkowski

22.2 A Methodology and Algorithms for Post-Placement Delay Optimization
Lalgudi N. Kannan, Peter R. Suaris, Hong-Gee Fang

22.3 Technology Mapping Using Fuzzy Logic
Sasan Iman, Massoud Pedram, Kamal Chaudhary
SESSION 23  DELAY AND SELF TEST
Chair            Thomas M. Niermann

23.1 Extraction of a High-Level Structural Representation from Circuit Descriptions with Applications to DFT/BIST
    Ishwar Parulkar, Melvin A. Breuer, Charles A. Njinda

23.2 DFBT: A Design-for-Testability Method Based on Balance Testing
    K. Chakrabarty, John Hayes

23.3 Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points
    Irith Pomeranz, S.M. Reddy

23.4 Generation of High Quality Non-Robust Tests for Path Delay Faults
    Kwang-Ting Cheng, Hsi-Chuan Chen

23.5 On Testing Wave Pipelined Circuits
    Jui-Ching Shyur, Hung-Pin Chen, Tai-Ming Parng

SESSION 24  ROUTING FOR HIGH PERFORMANCE
Chair            Chung-Kuan Cheng

24.1 An Efficient Zero-Skew Routing Algorithm
    Masato Edahiro

24.2 Rectilinear Steiner Trees with Minimum Elmore Delay
    Kenneth D. Boese, Andrew B. Kahng, Bernard A. McCoy, Gabriel Robins

24.3 RC Interconnect Optimization under the Elmore Delay Model
    Sachin S. Sapatnekar

24.4 Minimal Delay Interconnect Design Using Alphabetic Trees
    Ashok Vittal, M. Marek-Sadowska

24.5 Algorithmic Aspects of Three Dimensional MCM Routing
    Sandeep Badida, Qiong Yu, Naveed A. Sherwani

24.6 Routing for Manufacturability
    Hua Xue, Ed P. Huijbregts, Jochen A.G. Jess

SESSION 25  PANEL: TECHNOLOGY SUMMIT - A VIEW FROM THE TOP
Chair            Andrew J. Graham

Panel:
    Wen-Tsuen Chen, Kerry Hanson, Nikolay G. Malishev, Shinichi Nakayama
SESSION 26 LOGIC SYNTHESIS
Chair Albert Wang

26.1 Optimum Functional Decomposition Using Encoding
Rajeev Murgai, Robert K. Brayton, A. Sangiovanni-Vincentelli

26.2 Efficient Representation and Manipulation of Switching Functions Based on
Ordered Kronecker Functional Decision Diagrams
Rolf Drechsler, Andisheh Sarabi, Michael Theobald, Bernd Becker, Marek A. Perkowski

26.3 Calculation of Unate Cube Set Algebra Using Zero-Suppressed BDDs
Shin-Ichi Minato

26.4 Performance Optimization Using Exact Sensitization
Alexander Saldanha, Heather Harkness, Patrick C. McGeer, Robert K. Brayton, A. Sangiovanni-Vincentelli

26.5 Random Generation of Test Instances for Logic Optimizers
Kazuo Iwama, Kensuke Hino

SESSION 27 EMBEDDED TUTORIAL: HARDWARE-SOFTWARE CO-DESIGN
Chair Gaetano Borriello

27.1 Hardware-Software Co-Design and ESDA
Kurt Keutzer

27.2 Manifestations of Heterogeneity in Hardware-Software Codesign
Asawaree Kalavade, Edward A. Lee

27.3 Hardware/Software Co-Simulation
James A. Rowson

SESSION 28 DESIGN REPRESENTATIONS AND DATA STRUCTURES FOR HIGH LEVEL DESIGN
Chair Masatoshi Sekine

28.1 A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes
Sharat C. Prasad, P. Anirudhan, Patrick W. Bosshart

28.2 Lessons in Language Design: Cost/Benefit Analysis of VHDL Features
Oz Levia, Serge Maginot, Jacques Rouillard

28.3 HSIS: A BDD-Based Environment for Formal Verification
SESSION 29 DESIGN METHODOLOGY
Chair Jeri Crowley

29.1 Rapid Prototyping of ASIC Based Systems
  P.H. Kelly, K.J. Page, P.M. Chau

29.2 Structured Design Methodology for High-Level Design
  Polen Kission, Hong Ding, Ahmed Jerraya

29.3 Design Methodology Management Using Graph Grammars
  Moon Jung Chung, Reid Baldwin

SESSION 30 SCHEDULING
Chair Giovanni De Micheli

30.1 Incorporating Speculative Execution in Exact Control-Dependent Scheduling
  Ivan Radivojevic, Forrest Brewer

30.2 Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation
  Nelson Luiz Passos, Edwin Hsing-Mean Sha, Steven C. Bass

30.3 Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive
  Specifications
  Subhrajit Bhattacharya, Sujit Dey, Franc Brglez

SESSION 31A CAD ALGORITHMS IN NON-CAD PROBLEMS
Chair Patrick C. Mcgeer

31A.1 Chain Closure: A Problem in Molecular Cad
  M.D. Di Benedetto, P. Lucibello, A. Sangiovanni-Vincentelli, Ken Yamaguchi

SESSION 31B PANEL: DA ALGORITHMS IN NON-EDA APPLICATIONS: HOW UNIVERSAL ARE OUR TECHNIQUES?
Chair Patrick C. McGeer

Panel:
Erik Carlson, Dave Hightower, Ulrich Lauther, Alberto Sangiovanni-Vincentelli

SESSION 32 FAULT SIMULATION AND DIAGNOSIS
Chair Scott Davidson

32.1 On Improving Fault Diagnosis for Synchronous Sequential Circuits
  Irith Pomeranz, Sudhakar M. Reddy

32.2 VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily
  Unobservable Faults
  Takaharu Nagumo, Masahiko Nagai, Takao Nishida, Masayuki Miyoshi, Shunsuke Miyamoto
32.3 An Efficient Path Delay Coverage Estimator  
Keerthi Heragu, Michael L. Bushnell, Vishwani D. Agrawal

32.4 Path Hashing to Accelerate Delay Fault Simulation  
Manfred Henftling, Hannes C. Wittmann, Kurt J. Antreich

SESSION 33 WORLD CLASS ELECTRONIC DESIGN METHODOLOGIES I  
Chair Joseph Prang

33.1 Path Hashing to Accelerate Delay Fault Simulation  
Donald E. Carter (No paper submitted)

33.2 The AT&T 5ESS™ Hardware Design Environment: A Large System's Hardware Design Process  
Kenneth A. Radtke

SESSION 34 NEW IDEAS IN HIGH LEVEL SYNTHESIS  
Chair David Ku

34.1 MIST-A Design Aid for Programmable Pipelined Processors  
Albert E. Casavant

34.2 Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals  
Hong Shin Jun, Sun Young Hwang

34.3 Global Scheduling for High-Level Synthesis Applications  
Yaw Fann, Minjoong Rim, Rajiv Jain

34.4 Protocol Generation for Communication Channels  
Sanjiv Narayan, Daniel D. Gajski

34.5 Area-Efficient Fault Detection during Self-Recovering Microarchitecture Synthesis  
Ramesh Karri, Alex Orailoglu

34.6 The Attributed-Behavior Abstraction and Synthesis Tools  
Lawrence F. Arnstein, Don Thomas

SESSION 35 PANEL: DESIGN REUSE: FACT OR FICTION?  
Chair Nikil Dutt

Panel  
David Agnew, Raul Camposano, Antun Domic, Manfred Wiesel, Hiroto Yasuura
Session 36  Electrical and Thermal Analysis
Chair  Jacob White

36.1 Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model
Andrew B. Kahng, Sudhakar Muddu

36.2 MONSTR: A Complete Thermal Simulator of Electronic Systems
Vladimir A. Koval, Igor W. Farmaga, Andrzej J. Strojwas, Stephen W. Director

36.3 A Gate-Delay Model for High-Speed CMOS Circuits
Florentin Dartu, Noel Menezes, Jessica Qian, Lawrence T. Pillage

36.4 Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and
Selective Tracing Waveform Relaxation
Chun-Jung Chen, Wu-Shiung Feng

SESSION 37  WORLD CLASS ELECTRONIC DESIGN METHODOLOGIES II
Chair  James E. Solomon

37.1 The Design of High-Performance Microprocessors at Digital
Thomas F. Fox

37.2 Hitachi-PA/50 SH Series Microcontroller
Tadahiko Nishimukai

37.3 Microprocessor Design Methods at IBM-Burlington VT
Kurt Carpenter (No Paper Submitted)

37.4 Low Power CMOS Design Strategies
Matthias Schöbinger, Tobias G. Noll

SESSION 38  FORMAL VERIFICATION OF SYSTEMS
Chair  Carl-Johan Seger

38.1 Formally Verifying a Microprocessor Using a Simulation Methodology
Derek L. Beatty, Randal E. Bryant

38.2 Automatic Verification of Pipelined Microprocessors
Vishal Bhagwati, Srinivas Devadas

38.3 A Time Abstraction Method for Efficient Verification of Communicating Systems
Eric Verlind, Tilman Kolks, Gjalt De Jong, Bill Lin, Hugo De Man

38.4 On the Computation of the Set of Reachable States of Hybrid Models
A.S. Krishnakumar, Kwang-Ting Cheng
SESSION 39  INTERCONNECT ANALYSIS
Chair  Steve Kang

39.1 Efficient Simulation of Lossy and Dispersive Transmission Lines
Tuyen V. Nguyen

39.2 A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform
Multiconductor Transmission-Line Interconnections
Monjurul Haque, Ali El-Zein, S. Chowdhury

39.3 An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-
Parameter Data
L. Miguel Silveira, Ibrahim M. Elfadel, Jacob K. White, Moni Chilukuri, Kenneth S. Kundert

39.4 OTTER: Optimal Termination of Transmission Lines Excluding Radiation
Rohini Gupta, Lawrence T. Pillage

SESSION 40  CIRCUIT PARTITIONING
Chair  Robi Dutta

40.1 Partitioning Very Large Circuits Using Analytical Placement Techniques
Bernhard M. Riess, Konrad Doll, Frank M. Johannes

40.2 Multi-Way Partitioning via Spacefilling Curves and Dynamic Programming
Charles J. Alpert, Andrew B. Kahng

40.3 Data Flow Partitioning for Clock Period and Latency Minimization
Lung-Tien Liu, Minshine Shih, Chung-Kuan Cheng

40.4 A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on
Hypergraphs
Thang Nguyen Bui, Byung Ro Moon

40.5 Acyclic Multiway Partitioning of Boolean Networks
Jason Cong, Zheng Li, Rajive Bagrodia

SESSION 41  PANEL:  DESIGN AUTOMATION TOOLS FOR FPGA DESIGN
Chair  Kella Knack

Panel:  
John Frediani, Gordan Hyland, Jim Jasmin, Tom Reiner, Gabriele Saucier, Steve Trimberger

SESSION 42  SEQUENTIAL SYNTHESIS
Chair  Fabio Somenzi

42.1 Permissible Observability Relations in FSM Networks
Huey-Yih Wang, Robert K. Brayton

42.2 A Fully Implicit Algorithm for Exact State Minimization
Timothy Kam, Tiziano Villa, Robert Brayton, A. Sangiovanni-Vincentelli
SESSION 43  NEW TECHNIQUES IN TEST GENERATION
Chair  Sandip Kundu

43.1 Sequential Circuit Test Generation in a Genetic Algorithm Framework
Elizabeth M. Rudnick, Janak H. Patel, Gary S. Greenstein, Thomas M. Niermann

43.2 Dynamic Search-Space Pruning Techniques in Path Sensitization
João P. Marques Silva, Karem A. Sakallah

43.3 Functional Test Generation for FSMs by Fault Extraction
Bapiraju Vinnakota, Jason Andrews

43.4 ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation
Steven Parkes, Prithviraj Banerjee, Janak Patel

SESSION 44  DISCRETE SIMULATION
Chair  Karem Sakallah

44.1 Modeling of Intermediate Node States in Switch-Level Networks
Peter Dahlgren, Peter Liden

44.2 Statistical Estimation of the Switching Activity in Digital Circuits
Michael G. Xakellis, Farid N. Najm

44.3 Improving the Accuracy of Circuit Activity Measurement
Bhanu Kapoor