Abstract—In this paper we present the first bus-aware microarchitectural floorplanning. Our goal is to study the impact of bus routability on other important floorplanning objectives including area, performance, power, and thermal. We developed a fast performance-aware bus routing algorithm, which is integrated into the floorplanning engine to ensure routability while optimizing other conflicting objectives. Our related experiments performed on high performance processors show that we obtain 100% routability at the cost of minimal increase on area, performance, and power objectives under thermal constraint.

I. INTRODUCTION

Microarchitectural floorplanning bridges the gap between computer architecture and physical design to effectively address performance, power, and thermal problems. The geometric information available from floorplanning allows architects to efficiently tackle issues such as interconnect delay, thermal coupling, etc. On the other hand, the architectural simulation results can be exploited during the floorplanning stage for more effective optimization on these metrics.

All existing works on microarchitectural floorplanning [1], [2], [3], [4], however, fail to address the impact of buses that connect the functional units. These buses typically are very wide and long, thereby consuming significant area, delay, and power. In our architecture, we have 51 buses with the widest one covering a functional module almost completely. Since these buses obstruct other buses, routability becomes an important factor to consider. Even a floorplan optimized for other objectives may not be routable because of wide and long buses. Moreover, the actual bus length has significant impact on IPC (instructions per cycle) and power consumption of the underlying architecture. In addition, if the buses are routed over hotspots, the temperature-dependent resistance will increase the delay and reduce performance.

Recent works on bus-aware floorplanning are targeting circuit designs, not architectural designs. Xiang et al. [5] presented bus-aware floorplanning so that all modules in a single bus are aligned vertically or horizontally. This work does not allow any bend in the buses. Law and Young [6] extended [5] by allowing bends in the buses, but this is not suitable for microarchitecture design as it forces the functional units to be aligned and compromise performance. Rafiq et al. [7] integrated bus routing into floorplanning, but this algorithm considers only two-pin buses. In addition to the restrictions on the bus topology, these works fail to address the impact of bus routability on performance/power/thermal issues.

In this paper, we present a simple but powerful bus-aware microarchitectural floorplanning. Our goal is to study the impact of bus routability on other important floorplanning objectives including area, performance and power under thermal constraint. Our thermal analyzer models the heat dissipated by the buses as well as the functional modules. Our related experiments performed on high performance processors show that we obtain 100% routability at the cost of minimal increase on area, performance, and power objectives under thermal constraint.

II. ARCHITECTURAL DESIGN AND SIMULATION

Figure 1 shows the architectural modules and buses used in our experiments. We assume that the issue width is four, and the microarchitecture is a 64-bit machine. We have four ALUs and four FPUs, so the total number of functional units is 20.

A. Integrated Design Flow

Our design flow consists of three steps. During the first simulation step, we use SimpleScalar [8] to collect the access pattern for each module and bus for the given application. We also use Wattch [9] to collect power-related data so that the power consumption for each functional module and bus are computed. During the second floorplanning step, we optimize Sequence Pair [10] representation of the floorplan using Simulated Annealing. For a given candidate floorplanning solution, we quickly measure its routability, IPC, area, power, and thermal metrics for evaluation (details are presented in Section V). We use these quick estimates of the metrics since an accurate computation would be computationally prohibitive if repeated for many candidate floorplans. During our last validation step, we perform architectural simulation to accurately compute the cost of minimal increase on area, performance and power objectives under thermal constraint.

Fig. 1. Overview of our microarchitectural bus model

III. BUS THERMAL MODELING

A. Bus Modeling for Thermal Profile

Heat diffusion equation in single dimension bus is stated in [12] and [13] as follows:

\[
\frac{d^2T_{line}(x)}{dx^2} = \chi^2 T_{line}(x) - \chi^2 T_{ref}(x) - \theta \quad (1)
\]

where

\[
\chi^2 = \frac{1}{k_m} \left( \frac{k_{ins}}{t_m \cdot t_{ins}} - \frac{I_{rms}^2 \cdot \rho \cdot \beta}{w^2 \cdot t_m^2} \right) \quad (2)
\]

\[
\theta = \frac{I_{rms}^2 \cdot \rho}{w^2 \cdot t_m^2 \cdot \chi_m} \quad (3)
\]

In the above equations, \(k_m\) is the thermal conductivity of the interconnect material, \(k_{ins}\) is the thermal conductivity of an insulator of thickness \(t_{ins}\), and \(t_m\) and \(w\) are thickness and width of the interconnect, respectively. \(\rho\) is the metal electrical resistivity and \(\beta\) is the temperature coefficient of resistance.

Assuming \(T_{ref}(x)\) is constant in short distance \(L\), the solution of the equation (1) becomes:

\[
T_{line}(x) = A \cdot e^{\chi L} + B \cdot e^{-\chi L} + (T_R + \theta \chi^2) \quad (4)
\]

where

\[
A = \frac{T_L \cdot e^{\chi L} - T_0 - (T_R + \frac{\theta}{\chi^2})(e^{\chi L} - 1)}{e^{2\chi L} - 1} \quad (5)
\]

\[
B = \frac{-T_L \cdot e^{\chi L} + (T_0 + \frac{\theta}{\chi^2})(e^{\chi L} - e^{-2\chi L}) + T_0 \cdot e^{2\chi L}}{e^{2\chi L} - 1} \quad (6)
\]

with boundary conditions \(T_0 = T_{line}(0)\), \(T_L = T_{line}(L)\) and \(T_R = T_{ref}(x)\).

Figure 2 shows an example. The \(T_{line}(x)\) is almost constant between \(x = 0\) and \(x = L\), and rapidly changes near the end-points due to the exponential terms in the equation (4). Therefore we approximate the temperature to the constant in the \(T_{line}(x)\) if the \(L\) is sufficiently small:

\[
T_{line}(x) = T_{constant} = T_R + \frac{\theta}{\chi^2} \quad (7)
\]

Fig. 2. Thermal profile of 1-bit wire (length:2000um, \(T_R = T_{line}(0) = T_{line}(2000um) = 100^\circ C\))

B. HotSpot Simulation

We integrate our bus thermal modeling equations into HotSpot [11]. HotSpot partitions the floorplan into \(m \times n\) grid and computes the temperatures of each grid point. The following is our algorithm to compute the final temperature while considering the buses:

**Algorithm Bus Thermal Analyzer**

for (all grid points)

if (the grid is overlapping with any bus)

for (four directions left, right, up, and down)

compute the constant \(T_R + \theta/\chi^2\);

pick up the maximum value for the grid;

save the new temperature;

restore the new temperatures;

For instance, let the current grid be \(G(1081)\) in Figure 3. Since there are three adjacent grid points \(G(1031)\), \(G(1080)\) and \(G(1082)\), we compute the thermal constants (= Equation (7)) between \(G(1081)\) and these neighboring points. Then we pick up the maximum constant value and use it for the temperature of \(G(1081)\). Notice that maximum constants are used to estimate the worst cases. We save these constant values and reuse them for computing the temperature of other grid points. The temperature continues to increase once the new constant values are used for the computation of other grid points. Section V-A presents experimental results on our bus thermal modeling.

IV. BUS-AWARE FLOORPLANNING ALGORITHM

Given a set of microarchitectural modules and buses, our bus-aware microarchitectural floorplanning problem seeks to determine the location of each module such that (i) there is no overlap among modules, and (ii) all buses are routed. We assume that one pair of horizontal and vertical layers is given for bus routing. Our objective is to maximize IPC (instructions per cycle) while minimizing the number of bends on each bus, footprint area of the floorplan, and power consumption to drive buses under the user-specified thermal constraint.\(^1\)

A major difference between circuit-level vs microarchitecture-level bus routing is on how to optimize performance: circuit-level bus routing is focused on clock period minimization, whereas the microarchitecture-level routing is targeting IPC improvement. At circuit-level, more details on critical paths such as types and number of gates as well as their placement are available. This makes the delay computation and optimization more accurate compared with microarchitecture-level. On the other hand, microarchitecture-level routing can exploit the statistics of the application execution available from architectural simulation. This allows the router to target runtime behavior of the chip more directly, resulting in higher IPC.

\(^1\) We assume the interconnects are pipelined so that the clock period remains fixed. In this case, longer interconnects incur higher latency.
A. Factors to Consider

One of the most important factors in microarchitectural bus routing is the length of the source-to-sink connection (= SSL). Existing works are mostly focused on the overall bus length, but we see that SSL has greater impact on IPC than the overall length. In Figure 4, the source-to-sink1 bus is already routed, and we want to connect sink2 to the bus. If we route as in case (a), the overall bus length is shorter than case (b). However, SSL of sink2 in case (a) is longer than case (b). This may increase the latency on source-to-sink2 bus and negatively affect IPC.

In Figure 4, case (b) is better than case (a) with respect to SSL. However, the number of clock cycles needed to transfer signals from the source to the sink2 may be same in both cases. For instance, assume that the SSL of sink2 is 80μm in case (a) and 50μm in case (b). If the clock period is equivalent to the delay of 100μm-long bus, case (a) is better as it takes the same number of clock cycle but the total wirelength is shorter. However, if the clock period is equivalent to the delay of 60μm-long bus, case (a) needs one more clock cycle than case (b) so the IPC goes down. Thus, this latency-aware timing slack can be traded in microarchitectural bus routing for other objectives.

The overall length of the bus is directly proportional to the power consumption. In addition, the switching activity of the source module is another important factor in terms of power consumption. Thus, power-aware bus routing needs to consider these factors. On the other hand, if the bus routing is done on top of hotspot, the temperature-dependent resistance will increase the delay of the bus and affect the clock period. Thus, bus routing needs to avoid hotspots as much as possible if it does not degrade the objectives.

B. Floorplanning Algorithm

One of the most important aspects of floorplan optimization using Simulated Annealing is on how to evaluate a candidate floorplan. Since the annealing process generates many candidate solutions, this evaluation process becomes not only runtime bottleneck but also crucial factor in determining the quality of the final solution. For a given candidate floorplanning solution, we quickly measure its routability, IPC, power, and thermal metrics for evaluation as follows:

- Routability: we perform bus routing to compute the routability accurately. Our bus routing considers source-to-sink length and thermal hotspot simultaneously while minimizing the bus area and latency.
- IPC: we need a timing-consuming architectural simulation such as SimpleScalar [8] if we desire an accurate IPC value. Instead, we use the weighted wirelength as suggested in [2], where the weights are based on the access frequency statistics collected during the simulation step.
- Thermal: an accurate computation of temperature requires a full-blown thermal analysis. Instead, we use power density of each module so that the modules with high power density values are separated apart.
- Power: we need a timing-consuming architectural simulation such as Wattch [9] if we desire accurate power values. Instead, we use another kind of weighted wirelength, where the weight this time is based on switching activity of the source module.

Our cost function used during floorplan is defined as follows:

\[ F_{cost} = \alpha_1 \cdot A + \gamma \cdot R + \eta_1 \cdot F + \mu_1 \cdot P \]  \hspace{1cm} (8)

where

\[ F = \sum_{buses} (access\_freq \times latency) \]  \hspace{1cm} (9)

\[ P = \sum_{buses} (access\_freq \times bus\_area) \]  \hspace{1cm} (10)

In the above equations, \( \alpha_1, \gamma, \eta_1 \), and \( \mu_1 \) are weighting constants. \( A \) is the final floorplan area, \( R \) is the number of unrouterd buses for routability objective, \( F \) is the performance metric, and \( P \) is the power consumption of the buses. We also calculate the thermal overlap for each floorplan and discard it if the thermal overlap is greater than the constraint. Thermal overlap is computed as

\[ TO = \sum_{buses} (access\_freq \times \sum_{modules} (P_{dense} \times A_{overlap})) \]  \hspace{1cm} (11)

\( P_{dense} \) is the power density of a module, and \( A_{overlap} \) is the amount of overlap between a pair of module and bus. \( TO \) corresponds to the constraint of bus area overlapping with hotspots.

C. Bus Routing Algorithm

Our bus routing algorithm is sequential, where we route each bus one-by-one. For a given bus to be routed, we select the nearest sink to the existing partial topology and connect it. In this case, we explore several different topologies and choose the one that optimizes the cost function that combines bus bend count, area, performance and overlap with thermal hotspots. Once all sink modules are connected to the bus, we route the next bus.

Our bus routing is based on the concept of bus segments, where each bus segment is either horizontal or vertical segment in a bus topology. An illustration is shown in Figure 5. Each segment has its own area, coordinates, length, and the direction relative to the source. Given a sink module to connect to the existing bus, there exist three possible topologies. Case (a) and case (b) use one segment to connect the sink module to the routed bus. Case (c) uses two segments (one for horizontal and another for vertical). For a given sink module to connect to the existing bus, we enumerate all possible connections from the module to all segments existing in the bus and choose the best one based on the following cost function:
TABLE I
MICROARCHITECTURE CONFIGURATIONS

<table>
<thead>
<tr>
<th>module</th>
<th>size</th>
<th>module</th>
<th>size</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALU</td>
<td>4</td>
<td>IF</td>
<td>-</td>
</tr>
<tr>
<td>FPU</td>
<td>4</td>
<td>BPRED</td>
<td>2048</td>
</tr>
<tr>
<td>L1 I-$</td>
<td>32K</td>
<td>DEC</td>
<td>-</td>
</tr>
<tr>
<td>L1 D-$</td>
<td>32K</td>
<td>LSQ</td>
<td>64</td>
</tr>
<tr>
<td>ITLB</td>
<td>16</td>
<td>IRF</td>
<td>128</td>
</tr>
<tr>
<td>DTLB</td>
<td>32</td>
<td>RUU</td>
<td>128</td>
</tr>
<tr>
<td>FetchQ</td>
<td>16</td>
<td>ISSUE</td>
<td>4 (issue width)</td>
</tr>
</tbody>
</table>

Fig. 6. Before including the bus effect on the temperature

\[ R_{cost} = \alpha_2 \cdot B + \mu_2 \cdot A_{bus} + \eta_2 \cdot L + \zeta_2 \cdot T \]  

(12)

where

\[ T = \sum_{modules} (P_{dense} \times A_{overlap}) \]  

(13)

In the above function, \( \alpha_2, \mu_2, \eta_2 \) and \( \zeta_2 \) are weighting constants. \( B \) is the total number of bends in the bus, \( A_{bus} \) is the area of the bus for power consumption minimization, \( L \) is the latency of the bus, and \( T \) is the temperature metric. \( P_{dense} \) is the power density of a module, and \( A_{overlap} \) is the amount of overlap between a pair of module and bus. The intuition behind \( T \) is that we can avoid the hotspot by multiplying the power density of each module by the overlapped area.

Notice that the bus ordering affects the objectives since we route buses sequentially. Therefore we can use a specific ordering for each objective. For example, sorting by bus widths increases routability and decreases bus area, sorting by access frequencies increases performance, and sorting by access frequency times bus width decreases power consumption.

V. EXPERIMENTAL RESULTS

Our algorithms are implemented in C++ and experimented on Solaris 9 installed on SUN UltraSPARC-II 400MHz machine with 4GB main memory. We used MCNC benchmark to compare our algorithm with [7] and [6]. These are not architectural designs but circuit modules. Thus, we only report runtime, routability and floorplan area since other metrics require architectural simulations. The second benchmark is SPEC 2000 tested on our microarchitecture model shown in Section III. Table I shows our microarchitecture configurations used in SimpleScalar. In addition, we used 720nm pitch (wire width-spacing) global routing layers based on 65nm technology. The bus latency value is based on 3GHz clock frequency.

A. Bus Thermal Modeling

Figure 6 and 7 show the impact of bus on the temperature of the underlying floorplan (shown in Figure 8). One can see that the buses add non-negligible amount of heat onto the underlying floorplan (= about 10°C on average).

B. Comparison with Existing Works

We compare our result with [7] in Table II. Runtime is not shown because different machines were used in the experiments. The results show that we consistently outperform in terms of routability. The floorplan area is comparable. Table III shows the comparison with [6]. Benchmarks named with suffix N7 were also generated to evaluate routing algorithms for higher connectivity, and uarch is our own microarchitecture model. We use the same machine for this comparison with [6]. We observe that our algorithm outperforms [6] in terms of runtime with comparable routability and area results. We obtained better routability even if the average and the maximum numbers of blocks a bus connects are large. This is due to the flexibility of our algorithm since our buses consist of multiple segments.

C. Tradeoff Study

Table IV shows the IPC values based on various floorplanning/routing objectives. These values were obtained from SimpleScalar simulation, which we hacked to include bus-delay effects. We observe that performance-driven or power-driven algorithms obtain better IPC results than area-driven algorithm. The reason is that performance or power objectives tend to make the bus length shorter. Area objective has much lower IPCs, which shows that minimizing area only is not enough for IPC optimization. The reason that IPC of power-driven for swim and lucas is higher than that of performance-driven might be that bottlenecks of the benchmarks are different from others. In all of these floorplans, we obtain 100% bus routability.
Table V shows the tradeoff among performance, area, and power objectives under thermal overlap constraint (=2.0). Under the “success rate” metric, we report how many times we obtain 100% routability out of 20 runs of floorplanning. We first note that performance objective tends to increase the success rate than area/power objectives. This is because the area/power objectives tend to minimize area and wirelength, thereby further lowering the success rate. The area is the best in our area-driven algorithm and the worst in our performance-driven algorithm. This is expected since performance objective tends to make certain modules close to each other, thereby making it hard to compact overall floorplan. The power metric is the best in our power-driven algorithm, which is primarily due to the bus length/area decrease. The thermal overlap is the worst in area-driven algorithm since it blindly packs hot modules close together. Figure 8 show a snapshot of our floorplanning and bus routing results.

VI. Conclusion

In this paper, we presented the first bus-aware microarchitectural floorplanning. We developed a fast performance-aware bus routing algorithm, which is integrated into the floorplanning engine to ensure routability while optimizing other conflicting objectives. Our related experiments showed that we obtain 100% routability at the cost of minimal increase on area, performance, and power objectives under thermal constraint.

References


