Message from Technical Program Committee

On behalf of the Technical Program Committee for the Asia and South Pacific Design Automation Conference 2007, I would like to welcome all of you to the conference being held from January 23 through 26, 2007 at Pacifico Yokohama Conference Center in Yokohama, Japan.

This year, ASP-DAC received 408 paper submissions. This is the third highest number in ASP-DAC’s history and the second among the ASP-DACs held in Japan. The submissions are from 30 countries/regions in Asia, North America, South America, Europe, Oceania, and Middle East.

The Technical Program Committee was composed of 73 professionals who are experts on EDA, digital and analog LSI design, and embedded system design. The entire committee was organized into 11 sub-committees. All the members made thorough reviews for all the papers assigned to their sub-committees. Through full day paper selection meeting, which almost all the program committee members attended, we have selected 131 papers. The acceptance ratio is 32.1%. Among these accepted papers, we have selected 2 best papers. Similar to the last year, all the papers will be presented in 27 technical sessions in three parallel tracks. Besides these technical sessions, we added one more special track for special sessions and panels.

The session/track structures are the same for three days. In the morning, a Keynote address begins the sessions, and four parallel sessions are held, one of which is the special session for all the time slots. The highlights are the followings. On Wednesday, posters for the University Design Contest will be presented at Session 1D. Session 2D is a special session for design for manufacturability composed of four invited papers and Session 3D addresses the design methodology for embedded systems. On Thursday, three specialists will present EDA challenges for analog/RF design at Session 4D. Session 5D and 6D (also Session 8D and 9D on Friday) are particular sessions called “Designers’ Forum”, which target LSI designers as well as EDA engineers/researchers. Session 5D is the panel discussing on presilicon SoC HW/SW verification and Session 6D will introduce a couple of low-power SoC technologies. On Friday, several multi-processor platform for next generation embedded systems will be presented at Session 7D. Session 8D is a Designers’ Forum session addressing solutions for high-speed chip to chip signaling and Session 9D will discuss about the top 10 design issues.

As Technical Program Committee Chair, I would like to thank all the people who are taking part in making this program. Especially, I would like to thank the members of the Technical Program Committee, vice TPC chairs, Prof. Kiyoung Choi and Prof. Youn-Long Lin who organized the special sessions, TPC secretary Prof. Ishihara who operated the Technical Program Committee smoothly, the members of the Organizing Committee, and the staff of JESA for conference management. Also, I would like to thank all the authors submitted papers for their contributions making ASP-DAC’s technical excellence.

I am looking forward to seeing you and hope you would find something exciting in the directions of EDA and LSI design technologies at ASP-DAC 2007.

Yusuke Matsunaga
Kyushu University