

Out-of-Order Parallel Simulation of SystemC Models on Many-Core Architectures

Collaborative Project with Intel Corp.

Rainer Dömer, Guantao Liu, Tim Schmidt
{doemer, guantao1, schmidt}@uci.edu

Center for Embedded and Cyber-Physical Systems
University of California, Irvine



Project Key Points

- Project on Parallel SystemC Simulation
 - Faster simulation on multi- and many-core hosts
 - Maximum compliance with current execution semantics
 - Support for parallel execution of virtual platforms
- Introduction of a SystemC Compiler
 - Recoding Infrastructure for SystemC (RISC)
 - Advanced static analysis for parallel execution
 - Model instrumentation and code generation
- Parallel SystemC Core Library
 - Out-of-order parallel scheduler, multi-threading safe primitives
 - Many-core target platform (e.g. Xeon Phi™)
- Open Source
 - Collaboration with Accellera SystemC Language WG

Outline

- Out-of-Order Parallel SystemC Simulation
 - Traditional Discrete Event Simulation (DES)
 - Parallel Discrete Event Simulation (PDES)
 - Out-of-Order Parallel Discrete Event Simulation (OoO PDES)
- Promising Experimental Results
 - Embedded application example
 - Parallel benchmarks
- Project Overview and Status
 - SystemC compiler and out-of-order parallel simulator
 - Many-core target architecture
 - Virtual Platform (VP) integration
 - SystemC model analysis and recoding
- Concluding Remarks


OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

3

Project Context: ESL Design

- Electronic System Level Models
 - Abstract description of a complete system
 - Hardware + Software
- Key Concepts in System Modeling
 - Explicit Structure
 - Block diagram structure
 - Connectivity through ports
 - Explicit Hierarchy
 - System composed of components
 - Explicit Concurrency
 - Potential for parallel execution
 - Potential for pipelined execution
 - Explicit Communication and Computation
 - Modules
 - Channels and Interfaces



OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

4

Project Context: ESL Design

- Model Validation through Simulation!
 - Efficient system-level simulation is critical
 - Fast, and
 - Accurate!
 - Complexity of system models grows constantly
 - Need for speed!
- Parallel Simulation!
 - Parallelism explicitly specified in model
 - System-level Description Language (SLDL)
 - SystemC [Groetker et. al, 2002]: `sc_THREAD`, `sc_METHOD`
 - SpecC [Gajski et. al, 2000]: `par { }`, `pipe { }`
 - Parallel processing available in standard PCs
 - Multi-core host PCs readily available
 - Many-core technology is arriving

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

5

ESL Simulation: Related Work

Modeling Techniques

- Transaction-level modeling (TLM).
- TLM temporal decoupling.
- Savoiu et al. [MEMOCODE'05]
- Razaghi et al. [ASPDAC'12]

Distributed Simulation

- Chandy et al. [TSE'79]
- Huang et al. [SIES'08]
- Chen et al. [CECS'11]

Discrete Event
Simulation is slow

SMP Parallel Simulation

- Fujimoto. [CACM'90]
- Chopard et al. [ICCS'06]
- Ezudheen et al. [PADS'09]
- Mello et al. [DATE'10]
- Schumacher et al. [CODES'11]
- Chen et al. [IEEEED&T'11]
- Yun et al. [TCAD'12]

Hardware-based Acceleration

- Sirowy et al. [DAC'10]
- Nanjundappa et al. [ASPDAC'10]
- Sinha et al. [ASPDAC'12]

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

6

Out-of-Order PDES Technology

- Traditional Discrete Event Simulation (DES)
 - Reference simulators run *sequentially*, only one thread at a time (cooperative multi-threading model)
 - Cannot utilize the capabilities of multi- or many-core hosts
- Parallel Discrete Event Simulation (PDES)
 - Threads run in *parallel* (if at the same delta cycle and time)
 - Simulation-cycles are absolute barriers!
- Out-of-order Parallel DE simulation (OoO PDES)
 - Best technique known today, developed by CECS [DATE'12]
 - Threads run in *parallel and out-of-order* even in different delta and time cycles if there are no conflicts!
 - Aggressive, runs maximum number of threads in parallel, but *fully preserves DES semantics and model accuracy!*


OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

7

Discrete Event Simulation (DES)

- Traditional DES
 - Concurrent threads of execution
 - Managed by a central scheduler
 - Driven by events and time advances
 - Delta-cycle
 - Time-cycle
 - Partial temporal order with barriers
- Reference Simulator
 - SystemC reference simulator uses cooperative multi-threading
 - A single thread is active at any time!
 - Cannot exploit parallelism
 - Cannot utilize multiple cores



OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

8

Parallel Discrete Event Simulation

- **Parallel DES**
 - Threads execute in parallel *iff*
 - in the same delta cycle, *and*
 - in the same time cycle
 - Significant speed up!
 - *Synchronous* PDES:
 - Cycle boundaries are *absolute barriers!*
- **Aggressive Parallel DES**
 - Conservative Approaches
 - Careful static analysis prevents conflicts
 - Optimistic Approaches
 - Conflicts are detected and addressed (*roll back*)

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015
(c) 2015 R. Doemer, CECS
9


Out-of-Order Parallel DES

- **Out-of-Order PDES**
 - Threads execute in parallel *iff*
 - in the same delta cycle, *and*
 - in the same time cycle,
 - **OR if there are no conflicts!**
 - Can utilize advanced compiler for static data conflict analysis
 - Allows as many threads in parallel as possible
 - Significantly higher speedup!
 - Results at [DATE'12], [IEEE TCAD14]
 - Fully preserves...
 - DES execution semantics
 - Accuracy in results and timing

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015
(c) 2015 R. Doemer, CECS
10

Synchronous vs. Out-of-Order PDES

- Simple Example:
 - Parallel video and audio decoding with different frame rates




OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS


11

Synchronous vs. Out-of-Order PDES


- Simple Example:
 - Parallel video and audio decoding with different frame rates
 - Synchronous PDES
 - Observes time and delta cycles
 - Global time
 - Out-of-Order PDES
 - Breaks cycle barrier
 - Local times (per thread)



▪ PDES:



▪ OoO PDES:



OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

12

Promising Experimental Results

- What speedup can OoO PDES technology achieve on today's many-core host platforms?
 - Early results using manually coded examples
 - Experimental setup
 - Many Integrated Core (MIC) Platform
 - 1 Intel® Xeon Phi™ Coprocessor 5110P at 1.053 GHz
 - 60 cores on ring-bus, 4 hyper-threads per core
 - 240 parallel hardware threads available
 - Highly parallel benchmarks
 - GPU pipeline example (*Mandelbrot*)
 - Embedded system example with test bench and DUT
 - Parallel floating-point multiplications (*fmul*)
 - Independent parallelism, balanced load, no communication
 - Parallel Fibonacci calculation (*fibonacci*)
 - Dependent parallelism, unbalanced load, some communication


OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

13

GPU Pipeline Benchmark


- Graphics Application: Mandelbrot Set Rendering
 - Experimental Results
 - Sequence of 100 Mandelbrot images (640x448, depth 4096)
 - Manually created PDES model (Posix-threads based)
 - Multi-core platforms: *Intel® Xeon® CPUs* (4 cores, 2x6 cores)
 - Many-core platform: *Intel® Xeon Phi™* (60 x 4 cores)



OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

14



Out-of-Order PDES Technology

- OoO PDES Key Ideas
 - Dedicated *SystemC compiler* with advanced model analysis
 - Static conflict analysis based on Segment Graphs
 - Parallel *simulator* with out-of-order scheduling on many cores
 - Fast decision making at run-time, optimized mapping
- Fundamental Data Structure: *Segment Graph*
 - Key to semantics-compliant out-of-order execution [DATE'12]
 - Key to prediction of future thread state [DATE'13]
 - “Optimized Out-of-Order Parallel DE Simulation Using Predictions”
 - Key to May-Happen-in-Parallel Analysis [DATE'14]
 - “May-Happen-in-Parallel Analysis based on Segment Graphs for Safe ESL Models” (**Best Paper Award**)
 - Journal publication: “OoO PDES for TLM” [IEEE TCAD'14]
 - Comprehensive article with HybridThreads extension

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015 (c) 2015 R. Doemer, CECS 16

Project Overview and Tool Flow

- Research and Development Tasks
 - 1) Dedicated SystemC compiler (RISC infrastructure)
 - 2) Parallel SystemC library
 - 3) Performance tuning for many-core hosts
 - 4) Virtual Platform (VP) integration
 - 5) Model analysis (may-happen-in-parallel, MHP)
 - 6) Model recoding, transformation and optimization

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015 (c) 2015 R. Doemer, CECS 17

R&D Task 1: SystemC Compiler


- RISC Software Stack
 - *Recoding Infrastructure for SystemC*
 - C/C++ foundation
 - ROSE compiler infrastructure

- ROSE Internal Representation
- Explicit support for
 - Source code analysis
 - Source-to-source transformations

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015 (c) 2015 R. Doemer, CECS 18


R&D Task 1: SystemC Compiler

- RISC Software Stack
 - *Recoding Infrastructure for SystemC*
 - SystemC Internal Representation
- Class hierarchy to represent SystemC objects



```

class Definition {
public:
    *type_pointer_; *SgType*
    *ast_pointer_ astStructure
    *get_name() *string
    *get_type_name() *string
    *get_ast_node() *SgNode
    *get_type() *SgType
    *get_file_name() *string
    *get_line_number() int
    *get_position_in_line() int
    *has_source_location() bool
};
    
```





OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

19

R&D Task 1: SystemC Compiler

- RISC Software Stack
 - *Recoding Infrastructure for SystemC*
 - Segment Graph
 - Segment boundaries (*wait*)
 - Variable access conflict analysis



OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

20



R&D Task 1: SystemC Compiler

- RISC Software Stack
 - *Recoding Infrastructure for SystemC*
 - Segment Graph
 - Current Status: Segment Graph for straight-line code

```



MyModule(sc_module_name mn):
  sc_module(mn)
{
  SC_THREAD(straight1);
}

void straight2()
{
  x = 42;
  int xx = 43;
  int yy;
  yy;
  int o = y;
  wait(10, SC_NS);
  wait();
  int kk;
  wait();
  int oo;
}
    
```



R&D Task 2: Parallel SystemC Library

- Parallel Simulator with Out-of-Order Scheduler
 - OoO PDES execution




- Fast conflict table lookup
- Truly parallel threads
- Optimal thread-to-core mapping

R&D Task 2: Parallel SystemC Library

- Parallel Simulator with Out-of-Order Scheduler
 - SystemC kernel extension

- POSIX multi-threading
- MT-safe SystemC primitives
- Protected scheduling resources
- Protected communication
- Example: Life-time of a SC_THREAD



OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

23

R&D Task 2: Parallel SystemC Library

- Parallel Simulator with Out-of-Order Scheduler
 - SystemC kernel extension

– Current Status:

- Multi-threading: *Completed*
 - SC_THREAD
 - SC_METHOD
- Synchronization: *Completed*
 - sc_event, sc_event_or_list, sc_event_and_list
 - wait(sc_event), wait(sc_time)
 - next_trigger(sc_event), next_trigger(sc_time)
 - notify(), notify(SC_ZERO_TIME), notify(sc_time)
- Communication: *Ongoing*
 - sc_prim_channel
 - sc_channel
- Advanced features: *Future*
 - sc_trace, sc_signal, sc_bv, etc.

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

24

R&D Task 2: Parallel SystemC Library

- Parallel Simulator with Out-of-Order Scheduler

– Test cases and benchmarks: Reaches 7.97x on 8-core host!

Benchmark example	SC_THREAD	SC_METHOD	wait	next_trigger	notify	sc_prim_channel
fmul.cpp	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>				
wait_event.cpp	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	
wait_or_list.cpp	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	
wait_and_list.cpp	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	
immediate_notify.cpp	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	
next_trigger.cpp	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
ProdCons_event.cpp	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	
ProdCons_prim_channel.cpp	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Mandelbrot.cpp	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

25

R&D Task 3: Many-Core Target

- Intel® Many Integrated Core Architecture

- Intel® Xeon Phi™ Coprocessor

– Provides

- 60 processor cores
- 4 hyper-threads per core
- 240 parallel hardware threads!

– Hardware Features


- Vector processing unit (VPU)
- Extended Math Unit (EMU) for transcendental operations
- Bidirectional ring interconnect

– Peak performance

- over 1 teraFLOPS (double-precision)

➤ Uses familiar and standard programming models

- Appears as a regular Linux machine with 240 cores!



OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015


(c) 2015 R. Doemer, CECS

26

R&D Task 3: Many-Core Target

- Performance Tuning for Intel® MIC Architecture

- Optimize thread-to-core mapping
 - Core distance matters!
- Architecture study
 - Xeon Phi™ ring network
 - Distributed Tag Directory (TD)
 - Unknown hash-function
- Optimization Approach
 - Profile core distances
 - Determine TD
 - Place threads close to TD
- Speedup 145% on average
- To be presented at ASPDAC in Tokyo, January 21, 2015



Core distance for Xeon Phi™ 5120D Coproc.



(c) 2015 R. Doemer, CECS 27

OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

R&D Task 4: Virtual Platforms (VP)

- Virtual Platform and Processor Models

- Development of SW before physical HW is available
 - aka. “left shift” paradigm
- Reach execution speed close to real-time
- Provide accurate programmer’s view of the system
- Offer advanced debugging capabilities
 - Checkpoints
 - Reverse execution
- Examples:
 - Open Virtual Platforms (OVP) [Imperas’14]
 - Wind River® Simics® VP [Simics’13]
- Develop a Virtual Prototype Environment (VPE) that allows seamless integration with SystemC models (Project year 2)


OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

28

R&D Task 4: Virtual Platforms (VP)

- Virtual Prototype Environment (VPE) with SystemC
 - Simulator integration
 - SystemC simulation engine
 - VP simulator
 - Identify best integration scheme
 - Option A: Master and slaves
 - Option B: Multiple masters connected by bridges




OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

29

R&D Task 4: Virtual Platforms (VP)

- Virtual Prototype Environment (VPE) with SystemC
 - Example: Multiple VPs integrated with SystemC simulator
 - Virtual processors in Wrapper modules appear as SC_THREAD's
 - Can execute in parallel, and be scheduled out-of-order



- R&D focus (year 2):
 - Maximize parallel execution speed
 - Maximize timing accuracy (untimed, approx. timed, time-accurate)


OoO Parallel SystemC Project, U. of Tokyo, Jan. 19, 2015

(c) 2015 R. Doemer, CECS

30


R&D Task 5: SystemC Analysis

- Compile-time Model Analysis
 - Dedicated SystemC compiler
 - Abstract Syntax Tree with SystemC semantics
 - Recoding Infrastructure for SystemC (RISC)
 - Static analysis R&D opportunities (year 3)
 - Statistics of modules, channels, interfaces, ...
 - Deadlock and live-lock analysis
 - Memory and stack size estimation
 - Hot-spot identification
 - Worst-Case-Execution-Time (WCET) analysis
 - Race-condition and parallel access conflict analysis
 - May-Happen-in-Parallel (MHP) analysis
 - Based on [DATE'14, best paper award]
 - ...



R&D Task 6: SystemC Recoding

- Model Transformation and Optimization
 - SystemC source-to-source transformation
 - ROSE-compiler infrastructure
 - Source re-coding and re-factoring
 - Model optimization
 - Recoding R&D opportunities (year 3)
 - Source code maintenance, formatting
 - Model customization and tuning
 - Back-annotation of profiling or other data
 - Performance
 - Power
 - Code instrumentation
 - Documentation
 - Model refinement, synthesis
 - ...



Project Timeline and Milestones

- Year 1: Parallel SystemC Compiler and Simulator
 - F'14: RISC for straight-line code, library with MT-safe primitives
 - W'15: RISC for functions, library with protected data structures
 - S'15: RISC code generator, simulator with OoO scheduling
 - Su'15: Event conflicts, simulator for parallel SystemC subset
 - Goal: Stable prototype for synthesizable SystemC, 10x speedup!
- Year 2: Virtual Prototype Environment
 - Simics VP integration, timing-accuracy optimization, compiler and simulator optimization, code hardening
 - Goal: Parallel SystemC tool suite release, 100x speedup!
- Year 3: Open Source Release and Standardization Efforts
 - SystemC analysis for hot-spots and MHP, source-to-source transformations, standardization efforts with Accellera
 - Goal: SystemC Virtual Prototype Environment, 100x speedup!



Concluding Remarks

- Project on Advanced Parallel SystemC Simulation
 - OoO PDES on multi- and many-core platforms
 - Maximum compliance with current execution semantics
 - Support for parallel execution of virtual platforms (VP)
- Dedicated SystemC Compiler
 - Recoding Infrastructure for SystemC (RISC)
 - Advanced static analysis for parallel execution
 - Model instrumentation, code optimization, transformation
- Parallel SystemC Simulator
 - Out-of-order parallel scheduler, multi-threading safe primitives
 - Many-core target platform (e.g. Xeon Phi™)
- Open Source
 - Collaboration with Accellera SystemC Language WG

References (1)

- [HLDVT'10] W. Chen, X. Han, R. Dömer: "ESL Design and Multi-Core Validation using the System-on-Chip Environment", Proceedings of HLDVT, Anaheim, California, June 2010.
- [ASPDAC'11] R. Dömer, W. Chen, X. Han, A. Gerstlauer: "Multi-Core Parallel Simulation of System-Level Description Languages", Proceedings of ASPDAC, Yokohama, Japan, January 2011.
- [IEEE D&T'11] W. Chen, X. Han, R. Dömer: "Multicore Simulation of Transaction-Level Models Using the SoC Environment", IEEE Design & Test of Computers, vol. 28, no. 3, pp. 20-31, May-June 2011.
- [ASPDAC'12] W. Chen, R. Dömer: "An Optimizing Compiler for Out-of-Order Parallel ESL Simulation Exploiting Instance Isolation", Proceedings of ASPDAC, Sydney, Australia, February 2012.
- [ASPDAC'12] R. Dömer, W. Chen, X. Han: "Parallel Discrete Event Simulation of Transaction Level Models", Proceedings of ASPDAC, Sydney, Australia, February 2012.
- [DATE'12] W. Chen, X. Han, R. Dömer: "Out-of-Order Parallel Simulation for ESL Design", Proceedings of DATE, Dresden, Germany, March 2012.

References (2)

- [HLDVT'12] W. Chen, C. Chang, X. Han, R. Dömer: "Eliminating Race Conditions in System-Level Models by using Parallel Simulation Infrastructure", Proceedings of HLDVT 2012, Huntington Beach, California, November 2012.
- [IEEE D&T'13] W. Chen, X. Han, C. Chang, R. Dömer: "Advances in Parallel Discrete Event Simulation for Electronic System-Level Design", IEEE Design & Test of Computers, vol. 30, no. 1, pp. 45-54, Jan.-Feb. 2013.
- [DATE'13] W. Chen, R. Dömer: "Optimized Out-of-Order Parallel Discrete Event Simulation Using Predictions", Proceedings of DATE, Grenoble, France, March 2013.
- [DATE'14] W. Chen, X. Han, R. Dömer: "May-Happen-in-Parallel Analysis based on Segment Graphs for Safe ESL Models", Proceedings of DATE, Dresden, Germany, March 2014. (**Best Paper Award!**)
- [IEEE TCAD14] W. Chen, X. Han, C. Chang, G. Liu, R. Dömer: "Out-of-Order Parallel Discrete Event Simulation for Transaction Level Models", IEEE Transactions on CAD, vol. 33, no. 12, pp. 1859-1872, December 2014.
- [ASPDAC'15] G. Liu, T. Schmidt, R. Dömer, A. Dingankar, D. Kirkpatrick: "Optimizing Thread-to-Core Mapping on Manycore Platforms with Distributed Tag Directories", Accepted for publication at ASPDAC 2015, Tokyo, Japan, January 2015.