INDUSTRIAL SPEAKER SERIES

Center for Embedded Computer Systems

Presents

NEC's Manycore Platforms for Low-Power Embedded System

Naoki Nish, General Manager
NEC Central Research Labs
Tokyo, Japan

Abstract

After short introduction of NEC's R&D vision related to future ICT system handling real world in real time, two examples of NEC's manycore research activities will be presented. First example is an in-vehicle vision processor IMAPCAR-2 which supports SIMD-MIND morphing, and the second is a fine grain manycore architecture called STP (Stream TransPoser) engine which is a kind of dynamically reconfigurable hardware with C level language SDK support.

Biography

Naoki Nishi is a general manager at central research labs., NEC. He joined NEC in 1984, where he worked in research on micro-architectures and LSI development of the NEC SX vector supercomputer. After the development of CMOS vector supercomputer SX-4 in 1996, he has been conducting research on high-performance, low-power multi-/many-cores. Naoki Nishi received his B.E. and M.E. degrees in system engineering from Hiroshima University, Japan

Thursday, November 12, 2009
Donald Bren Hall 3011
Talk begins at 2:00pm; Refreshments at 1:30pm

CECS Host: Nikil Dutt
For more information contact: Melanie Kilian at (949) 824-9127

UNIVERSITY OF CALIFORNIA, IRVINE