

Embedded System Design

Modeling, Synthesis, Verification

Daniel D. Gajski, Samar Abdi, Andreas Gerstlauer, Gunar Schirner



Chapter 6: Hardware Synthesis

5/25/2010


Hardware Synthesis

- Design flow
- RTL architecture
- Input specification
- Specification profiling
- High-level synthesis
- Chaining and multi-cycling
- Data and control pipelining
- Scheduling
- Component interfacing
- Conclusions



HW Synthesis Design Flow

- **Compilation**
- **Estimation**
- **HLS**
- **Model generation**
- **Logic synthesis**
- **Layout**




Hardware Synthesis

- ✓ Design flow
- **RTL architecture**
- Input specification
- Specification profiling
- High-level synthesis
- Chaining and multi-cycling
- Data and control pipelining
- Scheduling
- Component interfacing
- Conclusions




RTL Architecture

- **Controller**
 - FSM controller
 - Programmable controller
- **Datapath components**
 - Storage components
 - Functional units
 - Connection components
- **Pipelining**
 - Functional unit
 - Datapath
 - Control
- **Structure**
 - Chaining
 - Multicycling
 - Forwarding
 - Branch prediction
 - Caching





RTL Architecture with FSM Controller

- **Simple architecture**
- **Small number of states**



RTL Architecture with Programmable Controller

- **Complex architecture**
 - Control and datapath pipelining
 - Advanced structural features
- **Large number of states (CW or IS)**



Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- **Input specification**
 - Specification profiling
 - High-level synthesis
 - Chaining and multi-cycling
 - Data and control pipelining
 - Scheduling
 - Component interfacing
 - Conclusions



Input Specification

- **Programming language (C/C++, ...)**
 - Programming semantics requires pre-synthesis optimization
- **System description language (SystemC, ...)**
 - Simulation semantics requires pre-synthesis optimization
- **Control/Data flow graph (CDFG)**
 - CDFG generation requires dependence analysis
- **Finite state machine with data (FSMD)**
 - State interpretation requires some kind of scheduling
- **RTL netlist**
 - RTL design that requires only input and output logic synthesis
- **Hardware description language (Verilog / VHDL)**
 - HDL description requires RTL library and logic synthesis



C Code for Ones Counter

•Programming language semantics

- Sequential execution,
- Coding style to minimize coding

•HW design

- Parallel execution,
- Communication through signals

```
01: int OnesCounter(int Data){
02:     int Ocount = 0;
03:     int Temp, Mask = 1;
04:     while (Data > 0) {
05:         Temp = Data & Mask;
06:         Ocount = Ocount + Temp;
07:         Data >>= 1;
08:     }
09:     return Ocount;
10: }
```

Function-based C code

```
01: while(1) {
02:     while (Start == 0);
03:     Done = 0;
04:     Data = Input;
05:     Ocount = 0;
06:     Mask = 1;
07:     while (Data>0) {
08:         Temp = Data & Mask;
09:         Ocount = Ocount + Temp;
10:         Data >>= 1;
11:     }
12:     Output = Ocount;
13:     Done = 1;
14: }
```


RTL-based C code



CDFG for Ones Counter

•Control/Data flow graph

- Resembles programming language
 - Loops, ifs, basic blocks (BBs)
- Explicit dependencies
 - Control dependences between BBs
 - Data dependences inside BBs
- Missing dependencies between BBs




FSMD for Ones Counter

•FSMD more detailed than CDFG


- States may represent clock cycles
- Conditionals and statements executed concurrently
- All statement in each state executed concurrently
- Control signal and variable assignments executed concurrently

•FSMD includes scheduling

•FSMD doesn't specify binding or connectivity



CDFG and FSMD for Ones Counter




RTL Specification for Ones Counter

•RTL Specification

- Controller and datapath netlist
- Input and output tables for logic synthesis
- RTL library needed for netlist

Input logic table

Present State	Start	Inputs: Data = 0	Next State	Output: Done
S0	0	X	S0	X
S0	1	X	S1	X
S1	X	X	S2	0
S2	X	X	S3	0
S3	X	X	S4	0
S4	X	X	S5	0
S5	X	X	S6	0
S6	X	0	S4	0
S6	X	1	S7	0
S7	X	X	S0	1



Output logic table (RF[0] = Data, RF[1] = Mask, RF[2] = Ocount, RF[3] = Temp)

State	RF Read Port A	RF Read Port B	ALU	Shifter	RF selector	RF Write	Output
S0	X	X	X	X	X	X	Z
S1	X	X	X	X	Input	RF[0]	Z
S2	RF[2]	RF[2]	subtract	pass	B3	RF[2]	Z
S3	RF[2]	X	increment	pass	B3	RF[1]	Z
S4	RF[0]	RF[1]	AND	pass	B3	RF[3]	Z
S5	RF[2]	RF[3]	add	pass	B3	RF[2]	Z
S6	RF[0]	X	pass	shift right	B3	RF[0]	Z
S7	RF[2]	X	X	X	X	disable	enable

HDL description of Ones Counter

•HDL description

- Same as RTL description
- Several levels of abstraction
 - Variable binding to storage
 - Operation binding to FUs
 - Transfer binding to connections

•Partial HLS may be needed

•Controller and datapath netlists must be generated

```
01: // ...
02: always@(posedge clk)
03: begin : output_logic
04:   case (state)
05:     // ...
06:     S4: begin
07:       B1 = RF[0];
08:       B2 = RF[1];
09:       B3 = alu(B1, B2, l_and);
10:       RF[3] = B3;
11:       next_state = S5;
12:     end
13:     // ...
14:     S7: begin
15:       B1 = RF[2];
16:       Outport <= B1;
17:       done <= 1;
18:       next_state = S0;
19:     end
20:   endcase
21: end
22: endmodule
```



Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- **Specification profiling**
- High-level synthesis
- Chaining and multi-cycling
- Data and control pipelining
- Scheduling
- Component interfacing
- Conclusions



Profiling and Estimation



- **Pre-synthesis optimization**
- **Preliminary scheduling**
 - Simple scheduling algorithm
- **Profiling**
 - Operation usage
 - Variable life-times
 - Connection usage
- **Estimation**
 - Performance
 - Cost
 - Power



Square-Root Algorithm (SRA)

• $SQR = \max((0.875x + 0.5y), x)$

- $x = \max(|a|, |b|)$
- $y = \min(|a|, |b|)$




Variable and Operation Usage

	S1	S2	S3	S4	S5	S6	S7
a	X						
b	X						
t1		X					
t2		X					
x			X	X	X	X	
y			X				
t3				X	X		
t4				X	X		
t5					X		
t6						X	
t7							X
No. of live variables	2	2	2	3	3	2	1

Variable usage

	S1	S2	S3	S4	S5	S6	S7	Max. no. of units
abs	2							2
min		1						1
max		1				1		1
>>			2					2
-				1				1
+					1			1
No. of operations	2	1	2	1	1	1		

Operation usage




Connectivity usage

	S1	S2	S3	S4	S5	S6	S7	Max. no. of units
abs	2							2
min		1						1
max		1				1		1
>>			2					2
-				1				1
+					1			1
No. of operations	2	1	2	1	1	1		

Operation usage

	a	b	t1	t2	x	y	t3	t4	t5	t6	t7
abs1			o								
abs2			o								
min					o						
max						o					o
>>3							o				
>>1								o			
-									o		
+										o	

Connectivity usage



Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- **High-level synthesis**
 - Chaining and multi-cycling
 - Data and control pipelining
 - Scheduling
 - Component interfacing
 - Conclusions



Datapath Synthesis


- **Variable Merging (Storage Sharing)**
- **Operation Merging (FU Sharing)**
- **Connection Merging (Bus Sharing)**
- **Register merging (RF sharing)**
- **Chaining and Multi-Cycling**
- **Data and Control Pipelining**



Gain in register sharing

•Register sharing

- Grouping variables with non-overlapping lifetimes
- Sharing reduces connectivity cost




General partitioning algorithm

•Compatibility graph


- Compatibility:
 - Non-overlapping in time
 - Not using the same resource
- Non-compatible:
 - Overlapping in time
 - Using the same resource

•Priority


- Critical path
- Same source, same destination




Variable Merging for SRA




(a) Initial compatibility graph




(b) Compatibility graph after merging t3, t5, and t6




(c) Compatibility graph after merging t1, x, and t7




Variable Merging for SRA




(a) Initial compatibility graph




(b) Compatibility graph after merging t3, t5, and t6



(c) Compatibility graph after merging t1, x, and t7



(d) Compatibility graph after merging t2 and y




(e) Final compatibility graph

R1 = [a, t1, x, t7]
R2 = [b, t2, y, t3, t5, t6]
R3 = [t4]

(f) Final register assignments


Variable Merging for SRA



Datapath with Shared Registers

- Variables combined into registers
- One functional unit for each operation


$R1 = [a, t1, x, t7]$
 $R2 = [b, t2, y, t3, t5, t6]$
 $R3 = [t4]$




Gain in Functional Unit Sharing

•Functional unit sharing


- Smaller number of FUs
- Larger connectivity cost



Operation Merging for SRA




Initial compatibility graph




Compatibility graph after merging of + and -


R1 = [a, t1, x, t7]
R2 = [b, t2, y, t3, t5, t6]
R3 = [t4]




Operation Merging for SRA




Initial compatibility graph



Compatibility graph after merging of min, + and -



Compatibility graph after merging of + and -




Final graph partitions




Datapath with Shared Registers and FUs

- Variables combined into registers
- Operations combined into functional units




Connection usage for SRA



	S0	S1	S2	S3	S4	S5	S6	S7
A			X					X
B		X	X					X
C		X	X					X
D			X		X			
E				X		X		
F		X	X		X	X		
G				X				
H				X				
I		X	X					X
J		X	X		X	X		
K				X				
L				X				
M	X							
N	X							

Connection usage table

- Merge connections into buses




Connection Merging for SRA

- Combine connection not used at the same time


- Priority to same source, same destination
- Priority to maximum groups

	S0	S1	S2	S3	S4	S5	S6	S7
A			X					X
B		X	X					X
C		X	X					X
D			X		X			
E				X		X		
F		X	X		X	X		
G				X				
H				X				
I		X	X					X
J		X	X		X	X		
K				X				
L				X				
M	X							
N	X							

Connection usage table



Compatibility graph for input buses



Compatibility graph for output buses


Bus1 = [A, C, D, E, H]
Bus2 = [B, F, G]
Bus3 = [I, K, M]
Bus4 = [J, L, N]

Bus assignment

Datapath with Shared Registers, FUs and Buses

Minimal SRA architecture

- 3 registers
- 4 (2) functional units
- 4 buses



Register Merging into RFs

Register merging: Port sharing


- Merge registers with non-overlapping access times
- No of ports is equal to simultaneous read/write accesses

R1 = [a, t1, x, t7]
R2 = [b, t2, y, t3, t5, t6]
R3 = [t4]


Register assignment



Register access table




Compatibility graph



Datapath with Shared RF

- RF minimize connectivity cost by sharing ports





Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ High-level synthesis
- **Chaining and multi-cycling**
 - Data and control pipelining
 - Scheduling
 - Component interfacing
 - Conclusions





Datapath with Chaining

- Chaining connects two or more FUs
- Allows execution of two or more operation in a single clock cycle
- Improves performance at no cost



Datapath with Chained and Multi-Cycled FUs

- Multi-cycling allows use of slower FUs
- Multi-cycling allows faster clock-cycle



Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ High-level synthesis
- ✓ Chaining and multi-cycling
- **Data and control pipelining**
 - Scheduling
 - Component interfacing
 - Conclusions




Pipelining


- **Functional Unit pipelining**
 - Two or more operation executing at the same time
- **Datapath pipelining**
 - Two or more register transfers executing at the same time
- **Control Pipelining**
 - Two or more instructions generated at the same time





Functional Unit Pipelining (1)



- Operation delay cut in "half"
- Shorter clock cycle
- Dependencies may delay some states
- Extra NO states reduce performance gain




Functional Unit Pipelining (2)




Timing diagram with 4 additional NO states

	S0	S1	S2	NO	S3	S4	S5	NO	S6	NO	S7	NO	S8
Read R1		a			t1	t1	X				X		t7
Read R2			b		t2	t2	t3		t5		t6		
Read R3									t4				
ALU stage 1		a	b		max	min	-		+		max		
ALU stage 2			a	b		max	min	-		+	max		
Shifters						>>3	>>1						
Write R1	a		t1			x							t7
Write R2	b			t2		t3	t5		t6				
Write R3							t4						
Write Out													t7



Datapath Pipelining (1)



- Register-to-register delay cut in "equal" parts
- Much shorter clock cycle
- Dependencies may delay some states
- Extra NO states reduce performance gain



Datapath pipelining (2)




Timing diagram with additional NO clock cycles

Cycles	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Read R1		a				t1	t1		x									t7
Read R2			b			t2	t2		t3									
Read R3												t5						
ALUIn(L)		a				t1	t1		x			t4						
ALUIn(R)			b			t2	t2		t3			t5						
ALUOut			a	b			max	min	-			+				max		
Shifters									>>3	>>1								
Write R1	a								x									
Write R2		b							t3									
Write R3												t5						
Write Out																		t7


Datapath and Control Pipelining (1)

- Fetch delay cut into several parts
- Shorter clock cycle
- Conditionals may delay some states
- Extra NO states reduce performance gain




Data and Control Pipelining (2)

- 3 NO cycles for the branch
- 2 NO cycles for data dependence



Timing diagram with additional NO clock cycles



Operation	Cycle 0	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6	Cycle 7	Cycle 8	Cycle 9	Cycle 10
Read PC	10	11	12	13	14	15	16	17	18	19	20
Read CWR		S1	NO	NO	NO	S2	NO	NO	S3		
Read RF(L)		a				c			x		
Read RF(R)		b				d			1		
Write ALUIn(L)		a				c			x		
Write ALUIn(R)		b				d			1		
Write ALUOut							c+d			x-1	
Write RF								x			y
Write SR			a>b								
Write PC	11	12	13	14/17	15	16	17	18	19	20	

Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ High-level synthesis
- ✓ Chaining and multi-cycling
- ✓ Data and control pipelining
- **Scheduling**
- Component interfacing
- Conclusions




Scheduling


- **Scheduling assigns clock cycles to register transfers**
- **Non-constrained scheduling**
 - ASAP scheduling
 - ALAP scheduling
- **Constrained scheduling**
 - Resource constrained (RC) scheduling
 - Given resources , minimize metrics (time, power, ...)
 - Time constrained (TC) scheduling
 - Given time, minimize resources (FUs, storage, connections)






C and CDFG for SRA Algorithm





ASAP and ALAP Scheduling




RC Scheduling




RC Scheduling




TC Scheduling




Distribution Graphs for TC scheduling



Distribution Graphs for TC scheduling




Graph after max, +, and - were scheduled




Graph after max, +, -, min, >>3, and >>1 were scheduled



Distribution Graphs for TC scheduling




Graph after max, +, -, min, >>3, and >>1 were scheduled



Distribution graph for final schedule



TC Scheduling




Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ High-level synthesis
- ✓ Chaining and multi-cycling
- ✓ Data and control pipelining
- ✓ Scheduling
- **Component interfacing**
- Conclusions





Interface Synthesis



- Combine process and channel codes
- HW and protocol clock cycles may differ
- Insert a bus-interface component
- Communication in three parts:
 - Freely schedulable code
 - Scheduled with process code
 - Schedule constrained code
 - MAC driver from library for selected bus interface
 - Bus interface
 - Implemented by bus interface component from library



Bus Interface Controller (1)




Bus Interface Controller (2)



Transducer/ Bridge

- Translates one protocol into another
 - Controller1 receives data with protocol1 and writes into queue
 - Controller2 reads from queue and sends data with protocol2



Conclusion

- **Synthesis techniques**
 - Variable Merging (Storage Sharing)
 - Operation Merging (FU Sharing)
 - Connection Merging (Bus Sharing)
- **Architecture techniques**
 - Chaining and Multi-Cycling
 - Data and Control Pipelining
 - Forwarding and Caching
- **Scheduling**
 - Metric constrained scheduling
- **Interfacing**
 - Part of HW component
 - Bus interface unit
- **If too complex, use partial order**

