

ACM SIGDA Publications on CDROM



November 5 - 9, 2000 San Jose, CA

IEEE Catalog Number 00CH37140 ISBN 07803-6448-1 ACM Order Number 477006

CDROM produced by ACM SIGDA CD-ROM Project.

Click on the text below to go to:

Cover Page Front Matter Table of Contents Session Index Author Index



# IEEE/ACM DIGEST OF TECHNICAL PAPERS

NOVEMBER 5-9, 2000 DOUBLETREE HOTEL SAN JOSE, CA





sig da





In cooperation with:



THE INSTITUTE OF ELECTRICALAND FLECTRONICS ENGINEERS, INC.



## NOVEMBER 5-9, 2000 DoubleTree Hotel San Jose, CA



In cooperation with:



THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

### PROCEEDING OF THE 2000 INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN

**Copyright and Reprint Permissions:** Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress St., Salem, MA 01971. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47th St., New York, NY 10017. All rights reserved. Copyright © 2000 by The Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number: 00CH37140

ISBN: 0-7803-6445-7 0-7803-6446-5 0-7803-6447-3 Softbound Edition Casebound Edition Microfiche Edition

ISSN Number: 1092-3152

Additional copies may be ordered from: IEEE Order Department 445 Hoes Lane Piscataway, NJ 08854

ACM Order Department PO Box 11315 New York, NY 10286-1405 Telephone: 1-212-626-0500 Fax: 1-212-944-1318 1-800-342-6626 (USA & Canada) E-mail: acmhelp@acm.org

ACM Order Number 477003

Printed in the U.S..A.

ii

#### FOREWORD

On behalf of the ICCAD-2000 Executive and Technical Program Committees, I would like to welcome you to the International Conference on Computer-Aided Design, which will take place between November 5-9 at the San Jose DoubleTree Hotel.

The technical program for ICCAD-2000 was assembled by a program committee which includes experts from industry and academia around the world. The committee was organized and directed by Rolf Ernst. Its members devoted several days to reviewing the papers, and then participated in the full-day meeting to select papers from the many excellent submissions. Each paper was reviewed by at least 5 experts in the field. 86 papers were accepted from 265 papers submitted.

A new part of the technical program this year is the IEEE/CAS William J. McCalla ICCAD Best Paper Award. This award is given in memory of William McCalla, for his contributions to ICCAD and his CAD technical work throughout his career. The award will be given to the authors of a best paper selected through a rigorous and multi-stage review process. It will be given during the opening session on Monday morning, November 6.

Also new this year is the keynote address, which will be given by William J. Dally and is entitled "Lets Get Physical: ASIC/SOC Design in the Era of Wire-Limited Technology".

This year we have increased the number of 90-minute tutorials to seven, as they have been a highly appreciated part of the technical program. The tutorials will cover the topics of communications systems, challenges in physical design, incremental CAD, verification, testing future systems-on-a-chip, low-power processors, and manufacturability.

On Tuesday afternoon, there will be a technical panel organized by Lawrence Pileggi. The panel will be led by Richard Newton, entitled "Why Doesn't EDA Get Enough Respect", and the members will discuss the status of the CAD domain within the larger technology and business worlds.

Complementing the technical program is the 2000 tutorial program, on November 9th, organized by Andreas Kuehlmann. This year's tutorials include the following topics: 1) Algorithms for physical design, 2) Interconnect design and analysis for electrical integrity, 3) Principles and advanced techniques for symbolic model checking, and 4) Gain-based logic synthesis. The first three tutorials address the corner areas of a modern integrated synthesis flow covering logic synthesis, layout design, and signal integrity analysis. The fourth tutorial presents recent advances in verification algorithms based on model checking.

The rapid pace of advance at both ends — deep submicron and mixed signal technology at the physical end as well as systems-on-a-chip and platform-based design at the systems end — continues to make CAD research and tool development an exciting domain. ICCAD-2000 offers a place for CAD researchers, CAD developers, and VLSI designers to meet and exchange ideas about the problems and solutions for next-generation electronic systems.



*Ellen M. Sentovich* Conference/Finance Chair



*Rolf Ernst* Technical Program Chair

# **Table of Contents**

î...

Foreword
Conference Committee
Technical Program Committee
Reviewers
IEEE/CAS William J. McCalla ICCAD Best Paper Award xx
Keynote
Tutorial 1: Modern Physical Design:
Tutorial 2: Interconnect-Centric Design and Analysis for xxiii Electrical Integrity in Systems-on-a-Chip
Tutorial 3: Symbolic Model Checking:
Tutorial 4: Gain-Based Logic Synthesis

Session <i>Modera</i>	1A:Floorplanning and Partitioning tors:tors:Charles J. Alpert, IBM Corporation, Austin, TX Carl Sechen, University of Washington, Seattle, WA
1 <b>A.1</b>	Physical Planning with Retiming
1A.2	Corner Block List: An Effective and Efficient Topological Representation 8 of Non-Slicing Floorplan Xianlong Hong, Gang Huang, Yici Cai, Jiangchun Gu, Sheqin Dong, Chung-Kuan Cheng, Jun Gu
1A.3	Modeling Non-Slicing Floorplans with Binary Trees
1A.4	On Mismatches Between Incremental Optimizers and Instance

– iv

Sessi	on1B: High Level Simulation	
Moder	ators: James H. Kukula, Synopsys, Inc., Beaverton, OR	
	Vigyan Singhal, Tempus Fugit, Inc., Fremont, CA	
1 <b>B.1</b>	Event Driven Simulation Without Loops or Conditionals       23         Peter M. Maurer       74	
1 <b>B.2</b>	Observability Analysis of Embedded Software for Coverage-Directed 27 Validation	
	José Costa, Srinivas Devadas, José Monteiro	
1B.3	A Methodology for Verifying Memory Access Protocols in Behavioral 33 Synthesis	• •
	Gernot Koch, Taewhan Kim, Reiner Genevriere	
Sessio	n 1C: Methods for DSP Synthesis and Debugging	
Moder	ators: Sridevan Parameswaran, University of Oueensland, Brishane, Australia	
	Kazutoshi Wakabayashi, NEC Corporation, Kawasaki, Japan	
1C.1	Symbolic Debugging Scheme for Optimized Hardware and Software 40 Farinaz Koushanfar, Darko Kirovski, Miodrag Potkonjak	
1C.2	Automated Data Dependency Size Estimation with a Partially Fixed 44 Execution Ordering Per Gunnar Kjeldsberg, Francky Catthoor, Einar J. Aas	
1C.3	FIR Filter Synthesis Algorithms for Minimizing the Delay and the 51 Number of Adders	
	Hyeong-Ju Kang, Hansoo Kim, In-Cheol Park	
Sessior	a 1D: Issues in Timing Estimation	
Modera	stors: Florentin Darty Intel Corporation Hillshore OR	
	Anirudh Devean IRM Corporation Austin TY	
	and and Dorgan, 1914 Corporation, 214stin, 11	
1D.1	Effects of Global Interconnect Optimizations on Performance Estimation 56 of Deep Submicron Design	
	Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar Muddu, Dirk Stroobandt, Dennis Sylvester	Ŕ
1 <b>D.2</b>	Impact of Systematic Spatial Intra-Chip Gate Length Variability on 62 Performance of High-Speed Digital Circuits	
	Michael Orshansky, Linda Milor, Pinhong Chen, Kurt Keutzer, Chenming Hu	
1D.3	Miller Factor for Gate-Level Coupling Delay Calculation	
	Pinhong Chen, Desmond A. Kirkpatrick, Kurt Keutzer	
Session	1 2A: Embedded Tutorial	

Moderator: Ellen M. Sentovich, Cadence Berkeley Labs., Berkeley, CA

. V

2A.1	Cha Cor	allenges and Opportunities in Broadband and Wireless
	Ja S	an M. Rabaey, Miodrag Potkonjak, Farinaz Koushanfar, uet-Fei Li, Tim Tuan
Session	n 2B:	Embedded Tutorial
Moder	ator:	Georges Gielen, Katholieke University, Leuven, Belgium
2B.1	Cha	Illenges in Physical Chip Design
•	R	alph H.J.M. Otten, Paul Stravers
	~	n an
Session	n 3A:	Topics in Routing
Modera	tors:	John Lillis, University of Illinois, Chicago, IL
		Majid Sarrafzadeh, Northwestern University, Evanston, IL
3A.1	Gen	eral Models for Optimum Arbitrary-Dimension FPGA Switch 93
	Box	Designs
	$H_{0}$	ongbing Fan, Jiping Liu, Yu-Liang Wu
3A.2	A Ti	ming-constrained Algorithm for Simultaneous Global Routing of 99
	Ti	ing Hu Sachin S. Sanatnakar
34 3	Duce	ing ma, such in S. Supainekar
3A.3	Frov Fe Al	ably Good Global Buffering Using an Available Buffer Block Plan 104 odor F. Dragan, Andrew B. Kahng, Ion Mandoiu, Sudhakar Muddu, exander Zelikovsky
3A.4	Pred Ry	ictable Routing
Section	20.	Douting Venter at a main t
Moderat	JD:	Andreas Kushkurana Cada B. I. I. I. D. I. I. S.
1110000101	013.	Yunshan Zhu, Synopsys, Inc., Mountain View, CA
0D 1	, C	
38.1	Coun Mode	terexample-Guided Choice of Projections in Approximate Symbolic 115
	She	inkar G. Govindaraju David I. Dill
3B.2	Smar	t Simulation Using Colloborative Formed and Simulative Form
	Pei Val	-Hsin Ho, Thomas Shiple, Kevin Harer, James Kukula, Robert Damiano, eria Bertacco, Jerry Taylor, Jiang Long
3B.3	Simu	lation Coverage Enhancement Using Test Stimulus Transformation 127
	С. 1	Norris Ip
Session	3C:	Scheduling and Compilation for Embodded Systems
Moderate	ors: 2	Kiaobo (Sharon) Hu, University of Notre Dame, Notre Dame, IN Luciano Lavagno, Universita' di Udine, Udine. Italy

1.000

 $\sum_{i=1}^{n-1} \frac{1}{i} \sum_{j=1}^{n-1} \frac{1}{i$ 

vi

<u>}</u>

3C.1	Hardware Compilation for High-Performance Embedded Systems	
3C.2	Dynamic Response Time Optimization for SDF Graphs	
Sessior <i>Modera</i>	a 3D: Inductance and Full-Wave Analysis ators: Matton Kamon, Microcosm Technologies, Inc., Cambridge, MA Mustafa Celik, Monterey Design Systems, Inc., Sunnyvale, CA	
3D.1	Full-chip, Three-dimensional, Shapes-based RLC Extraction	
3D.2	How to Efficiently Capture On-Chip Inductance Effects: Introducing 150 a New Circuit Element K Anirudh Devgan, Hao Ji, Wayne Dai	
3D.3	Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's 156 Equations Solver for VLSI Interconnect Modeling	
Session Modera	1 4A: Placement I stors: Patrick Groeneveld, Magma Design Automation, Inc., Cupertino, CA Hidetoshi Onodera, Kyoto University, Kyoto, Japan	
4A.1	Mongrel: Hybrid Techniques for Standard Cell Placement	
4A.2	Multilevel Optimization for Large-Scale Circuit Placement	
4A.3	A Force-Directed Macro-Cell Placer 177 Fan Mo, Abdallah Tabbara, Robert K. Brayton	
Session <i>Modera</i>	4B: High-Level Design Tools for Analog Circuits tors: Henry Chang, Cadence Design Systems, Inc., San Jose, CA Rob A. Rutenbar, Carnegie Mellon University, Pittsburgh, PA	
4 <b>B.1</b>	Verification of Delta-Sigma Converters Using Adaptive Regression 182 Modeling Jeongjin Roh, Suresh Seshadri, Jacob A. Abraham	
4B.2	DAISY: A Simulation-Based High-Level Synthesis Tool for ΔΣ	
4B.3	ACTIF: A High-Level Power Estimation Tool for Analog	
	Erik Lauwers, Georges Gielen	

vii

Session 4C: Moderators:	Delay Budgeting and Distribution Peter A. Beerel, University of Southern California, Los Angeles; CA Rajeev Murgai, Eujitsy Labs, of America, Inc. Suppose CA	
	Rujeev murgut, rujusu Lubs, of America, Inc., Sunnyvale, CA	
4C.1 Pote Perf	ential Slack: An Effective Metric of Combinational Circuit 19 formance	8
C	Chunhong Chen, Xiaojian Yang, Majid Sarrafzadeh	
4C.2 Dela	ay Budgeting for A Timing-Closure-Driven Design Method 20 Chien-Chu Kuo, Allen CH. Wu	2
4C.3 Stoc Circ	chastic Wire-Length and Delay Distributions of 3-Dimensional 20 cuits	8
R	Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, David B. Janes	
Session 4D:	Interconnect Analysis	
Moderators:	Mustafa Celik, Monterey Design Systems, Inc., Sunnyvale, CA Florentin Dartu, Intel Corporation, Hillsboro, OR	
4D.1 Hier M	rarchical Interconnect Circuit Models	5
4D.2 Hur X	rwitz Stable Reduced Order Modeling for RLC Interconnect Trees 22 Viaodong Yang, Chung-Kuan Cheng, Walter H. Ku, Robert J. Carragher	2
4D.3 An 6	"Effective" Capacitance Based Delay Metric for RC Interconnect 22 Chandramouli V. Kashyap, Charles J. Alpert, Anirudh Devgan	9
Session 5A: <i>Moderator</i> :	Embedded Tutorial Georges Gielen, Katholieke University, Leuven, Belgium	
<b>5A.1 Incr</b>	remental CAD	6
Session 5B:	Embedded Tutorial	
Moderator:	Andreas Kuehlmann, Cadence Berkeley Labs., Berkeley, CA	
5 <b>B.1 Decc</b> <i>Th</i>	omposing Refinement Proofs using Assume-Guarantee Reasoning 24 homas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani	5
Session 6A:	Placement II	
Moderators:	Jason Cong, University of California, Los Angeles, CA	
	Carl Sechen, University of Washington, Seattle, WA	
6A.1 Effect and	ctive Partition-Driven Placement with Simultaneous Level Processing 254 Global Net Views	4
Ke	e Zhong, Shantanu Dutt	

6A.2	DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits 260 Maogang Wang, Xiaojian Yang, Majid Sarrafzadeh
6A.3	Data Path Placement with Regularity       264         Terry Tao Ye, Giovanni De Micheli
Session ( <i>Moderate</i>	<ul> <li>Analog and RF Simulation</li> <li>Koen Lampaert, Conexant Systems, Inc., Newport Beach, CA</li> <li>Ramesh Harjani, University of Minnesota, Minneapolis, MN</li> </ul>
6 <b>B</b> .1	Efficient Finite-Difference Method for Quasi-Periodic Steady-State 272 and Small Signal Analyses Baolin Yang, Dan Feng
6B.2	Noise Analysis of Phase-Locked Loops
6B.3	Computing Phase Noise Eigenfunctions Directly from Steady-State 283 Jacobian Matrices
	Alper Demir, David Long, Jaijeet Roychowdhury
Session ( <i>Moderato</i> 6C.1	<ul> <li>Markovian Analysis and Asynchronous Circuits</li> <li>Steven M. Nowick, Columbia University, New York, NY Massoud Pedram, University of Southern California, Los Angeles, CA</li> <li>Modeling and Analysis of Communication Circuit Performance using 290</li> </ul>
• •	Markov Chains and Efficient Graph Representations Alper Demir, Peter Feldmann
6C.2	Pipeline Optimization for Asynchronous Circuits: Complexity Analysis 296 and an Efficient Optimal Algorithm Sangyun Kim, Peter A. Beerel
6C.3	Achieving Fast and Exact Hazard-Free Logic Minimization of Extended 303 Burst-Mode gC Finite State Machines
	Hans Jacobson, Chris Myers, Ganesh Gopalakrishnan
Session ( <i>Moderate</i>	5D: Low Power Interconnect Modeling and Optimization ors: Miodrag Potkonjak, University of California, Los Angeles, CA Kazutoshi Wakabayashi, NEC Corporation, Kawasaki, Japan
6D.1	Bus Optimization for Low-Power Data Path Synthesis Based on Network 312 Flow Method Sungpack Hong, Taewhan Kim
6D.2	Coupling-Driven Signal Encoding Scheme for Low-Power Interface 318 Design Ki-Wook Kim, Kwang-Hyun Baek, Naresh Shanbhag, C.L. Liu, Sung-Mo Kang
6D.3	Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep 322 Sub-Micron Technologies
	1 μαι 1, Οσωτικαώς, Απαταπία Οπαπαταχώση

vix

Sessio <i>Mode</i> i	n 7A: Panel rator: A. Richard Newton, University of California, Berkeley, CA
7 <b>A.1</b>	Why Doesn't EDA Get Enough Respect?    329      TBD
Sessio <i>Moder</i>	n 8A: Static Timing Analysis ators: Sachin S. Sapatnekar, University of Minnesota, Minneapolis, MN Timothy M. Burks, Magma Design Automation, Inc., Cupertino, CA
8A.1	Switching Window Computation for Static Timing Analysis in Presence 331 of Crosstalk Noise Pinhong Chen, Desmond A. Kirkpatrick, Kurt Keutzer
8A.2	Slope Propagation in Static Timing Analysis
8A.3	Transistor-Level Timing Analysis Using Embedded Simulation
Session Modera	n 8B: Embedded Systems Power Management and Validation ators: Felice Balarin, Cadence Berkeley Labs., Berkeley, CA Frank Vahid, University of California, Riverside, CA
8 <b>B.</b> 1	Latency Effects of System Level Power Management Algorithms
8 <b>B.2</b>	Power-Conscious Joint Scheduling of Periodic Task Graphs and
8 <b>B</b> .3	Power Optimization of Real-Time Embedded Systems on Variable
8 <b>B.4</b>	A Data Flow Fault Coverage Metric for Validation of Behavioral
Session <i>Modera</i>	<ul> <li>8C: Advances in Layout and Synthesis</li> <li>stors: Hamid Savoj, Magma Design Automation, Inc., Cupertino, CA</li> <li>Makoto Ikeda, University of Tokyo, Tokyo, Japan</li> </ul>
8C.1	Simultaneous Gate Sizing and Fanout Optimization
8C.2	Layout-driven Area-constrained Timing Optimization by Net Buffering 379 Rajeev Murgai

x

8C.3 Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation . . . . 387 Ching-Hwa Cheng, Shih-Chieh Chang, Shin De Li, Wen-Ben Jone, Jinn-Shyan Wang

S	ession	8D:	Embedded	<b>Tutorial</b>
				THE CALLER

SCOULOR.	tob. Embedded Intorial
Moder	ator: Rolf Ernst, Technical University Braunschweig, Braunschweig, Germany
8D.1	Test of Future System-on-Chips       392         Yervant Zorian, Sujit Dey, Michael J. Rodgers
Sessior	<b>19A:</b> Noise and Performance Issues in Routing
Modera	tors: Tong Gao, Monterey Design Systems, Sunnyvale, CA
	Margaret Marek-Sadowska, University of California, Santa Barbara, CA
9A.1	UST/DME: A Clock Tree Router For General Skew Constraints 400 Chung-Wen Albert Tsao, Cheng-Kok Koh
9A.2	A Twisted-Bundle Layout Structure for Minimizing Inductive
	Guoun Zhong, Cheng-Kok Kon, Kaushik Roy
9A.3	Cross-talk Immune VLSI Design using a Network of PLAs Embedded in a 412 Regular Layout Fabric
	Sunil P. Khatri, Robert K. Brayton, Alberto Sangiovanni-Vincentelli
9B.1	Latency-Guided On-Chip Bus Network Design
9B.2	Efficient Exploration of the SoC Communication Architecture
	Kanishka Lahiri, Anand Raghunathan, Sujit Dev
9B.3	MIST: An Algorithm for Memory Miss Traffic Management
	Teter Grun, Wiku Dull, Alex Wicolau
<b>O</b>	
Session	9C: Performance Driven Logic Synthesis
Modera	tors: Shih-Chieh Chang, National Chung-Cheng University, Taiwan ROC,
,14+ -	Masahiro Fujita, University of Tokyo, Tokyo, Japan
0.01	
9C.1	Regularity Driven Logic Synthesis
	Inomas Kutzschebauch, Leon Stok
9C.2	<b>Timing Driven Gate Duplication: Complexity Issues and Algorithms 447</b> Ankur Srivastava, Ryan Kastner, Majid Sarrafzadeh

#### 9C.3 An Exact Gate Assignment Algorithm for Tree Circuits Under Rise . . . . . 451 and Fall Delays Arlindo L. Oliveira, Rajeev Murgai

Session 9D: New Approaches to At-Speed BIST and Diagnosis Yervant Zorian, LogicVision, Inc., San Jose, CA Moderators: Sujit Dey, University of California at San Diego, La Jolla, CA 9D.1 Improving the Proportion of At-Speed Tests in Scan BIST ..... 459 Y. Huang, I. Pomeranz, S.M. Reddy, J. Rajski 9D.2 Seonki Kim, Bapiraju Vinnakota 9D.3 Error Catch and Analysis for Semiconductor Memories Using March Tests . 468 Chi-Feng Wu, Chih-Tsun Huang, Chih-Wea Wang, Kuo-Liang Cheng, Cheng-Wen Wu 9D.4 Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures. . . . 472 Ian G. Harris, Russell Tessier Session 10A: **Power Analysis and Optimization** Moderators: Dennis Sylvester, Synopsys, Inc., Mountain View, CA Anirudh Devgan, IBM Corporation, Austin, TX 10A.1 Fast Analysis and Optimization of Power/Ground Networks...... 477 Haihua Su, Kaushik H. Gala, Sachin S. Sagatnekar Simulation and Optimization of the Power Distribution Network in. . . . . 481 10A.2 VLSI Circuits G. Bai, S. Bobba, I.N. Hajj 10A.3 Frequency Domain Analysis of Switching Noise on Power Supply Network . . 487 Shiyou Zhao, Kaushik Roy, Cheng-Kok Koh 10A.4 Path Selection and Pattern Generation for Dynamic Timing Analysis . . . . 493 **Considering Power Supply Noise Effects** Jing-Jia Liou, Angela Krstic, Yi-Min Jiang, Kwang-Ting Cheng Session 10B: VLIW Exploration and Design Synthesis Moderators: Santanu Dutta, Phillips, Sunnyvale, CA Ali Dasdan, Synopsys, Inc., Mountain View, CA 10B.1 Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria Exploring Performance Tradeoffs for Clustered VLIW ASIPs ..... 504 10B.2 Margarida F. Jacome, Gustavo de Veciana, Victor Lapinskii 10B.3 Synthesis of Operation-Centric Hardware Descriptions. . . . . . . . . . . 511 James C. Hoe, Arvind

Session 1 <i>Moderat</i>	<ul> <li>OC: Flexibility in Logic Synthesis</li> <li>Fors: Yuji Kukimoto, Monterey Design Systems, Inc., Sunnyvale, CA</li> <li>Tiziano Villa, Parades, Roma, Italy</li> </ul>
10C.1	Don't Cares and Multi-Valued Logic Network Minimization
10C.2	Generalized Symmetries in Boolean Functions
10C.3	Wire Reconnections Based on Implication Flow Graph
Session 1 Moderat	<ul> <li>0D: Digital and Analog Test Generation</li> <li>ors: Bapiraju Vinnakota, Univ, of Minnesota, Minneapolis, MN Seiji Kajihara, Kyushu Institute of Technology, Iizuka, Japan</li> </ul>
10 <b>D.1</b>	Deterministic Test Pattern Generation Techniques for Sequential Circuits 538 Ilker Hamzaoglu, Janak H. Patel
10D.2	Simulation Based Test Generation for Scan Designs
10 <b>D.3</b>	<b>Test Generation for Acyclic Sequential Circuits with Hold Registers. 550</b> <i>Tomoo Inoue, Debesh Kumar Das, Chiiho Sano, Takahiro Mihara,</i> <i>Hideo Fujiwara</i>
10 <b>D.4</b>	A Parametric Test Method for Analog Components in Integrated 557 Mixed-Signal Circuits M. Pronath, V. Gloeckel, H. Graeb
10D.5	Partial Simulation-Driven ATPG for Detection and Diagnosis of 562 Faults in Analog Circuits Sudip Chakrabarti, Abhijit Chatterjee
Session 1 <i>Modera</i>	1A: Embedded Tutorial tor: Francky Catthoor, IMEC, Leuven, Belgium
11A.1	System and Architecture-Level Power Reduction for
Session 1 Moderat	1B: Embedded Tutorial tor: Lawrence T. Pileggi, Carnegie Mellon University, Pittsburgh, PA
11B.1	<b>Design-Manufacturing Interface for 0.13 Micron and Below</b>

† - Manuscript unavailable for publication

'xiii

÷tta.

#### **CONFERENCE COMMITTEE**



CONFERENCE/FINANCE CHAIR Ellen M. Sentovich

Cadence Berkeley Labs. 2001 Addison St., 3rd Fl. Berkeley, CA 94704-1103 (510) 647-2807 ellens@cadence.com



PROGRAM CHAIR **Rolf Ernst** Tech. Univ. of Braunschweig Inst. Furdalenverarbeilungsanlagn Hans-Sommer-Str 66 Braunschweig, D38106 Germany (49) 531-391-3730 r.ernst@tu-bs.de



ASIAN REPRESENTATIVE Hidetoshi Onodera Kyoto Univ. Dept. of CCE Sakyo-ku Kyoto 606-8501, Japan (81) 75-753-5314 onodera@i.kyoto-u.ac.jp

PROGRAM VICE CHAIR Lawrence T. Pileggi Carnegie Mellon Univ. Dept. of ECE 5000 Forbes Ave. Pittsburgh, PA 15213 (412) 268-6774 pileggi@ece.cmu.edu





PAST CHAIR Jacob K. White Massachusetts Institute of Technology Dept. of EECS, Bldg. 36-817 77 Massachusetts Ave. Cambridge, MA 02139 (617) 253-2543 white@rle-vlsi.mit.edu

TUTORIAL CHAIR Andreas Kuehlmann

(510) 647-2840

kuehl@cadence.com

Cadence Berkeley Labs.

2001 Addison ST., 3rd Fl. Berkeley, CA 94704-1103





EUROPEAN REPRESENTATIVE **Francky Catthoor** IMEC Kapeldreef 75, DESICS Div. Leuven, B-3001 Belgium (32) 16-28-1201 catthoor@imec.be



#### SIGDA REPRESENTATIVE

Robert A. Walker Kent State Univ. Dept. of Math & CS 233 Math/Science Bldg. Kent, OH 44242 (330) 672-9105 walker@mcs.kent.edu

#### IEEE CS/DATC

REPRESENTATIVE Charles W. Rosenthal Engineering Consultants 3080 SW Fairmount Blvd. Portland, OR 97201-1439 (503) 245-8398 c.rosenthal@ieee.org

#### **IEEE/CAS REPRESENTATIVE**

**Georges Gielen** Katholieke Univ. ESAT-MICAS Kardinaal Mercierlaan 94 Leuven, B-3001 Belgium (32) 16-32-1047 georges.gielen@esat.kuleuven.ac.be

#### CONFERENCE MANAGER

**Kevin Lepine** MP Associates, Inc. 5305 Spine Rd., Ste. A Boulder, CO 80301 (303) 530-4562 kevin@mpassociates.com

#### ICCAD-2000 TECHNICAL PROGRAM COMMITTEE

Miron Abramovici Bell Labs., Lucent Technologies Murray Hill, NJ miron@bell-labs.com

Charles J. Alpert IBM Corp. Austin,TX alpert@austin.ibm.com

Peter A. Beerel Univ. of Southern California Los Angeles, CA pabeerel@eiger.usc.edu

Reinaldo Bergamaschi IBM Corp. Yorktown Heights, NY rab@watson.ibm.com

Mustafa Celik Monterey Design Systems, Inc. Sunnyvale, CA celik@mondes.com

Krishnendu Chakrabarty Duke Univ. Durham, NC krish@ee.duke.edu

Henry Chang Cadence Design Systems, Inc. San Jose, CA henry@cadence.com

Shih-Chieh Chang National Chung-Cheng Univ. Chiayi, Taiwan, ROC scchang@cs.ccu.edu.tw

Jason Cong Univ. of California Los Angeles, CA cong@cs.ucla.edu

Florentin Dartu Intel Corp. Hillsboro, OR florentin.dartu@intel.com

Alper Demir Bell Labs., Lucent Technologies Murray Hill, NJ alpdemir@research.bell-labs.com Anirudh Devgan IBM Corp. Austin, TX devgan@us.ibm.com

Sujit Dey Univ. of California at San Diego La Jolla, CA dey@ece.ucsd.edu

David L. Dill Stanford Univ. Stanford, CA dill@cs.stanford.edu

Petru Eles Linkoping Univ. Linkoping, Sweden petel@ida.liu.se

Amir H. Farrahi IBM Corp. Yorktown Heights, NY ahf@watson.ibm.com

Masahiro Fujita Univ. of Tokyo Tokyo, Japan fujita@fdec.u-tokyo.ac.jp

Tong Gao Monterey Design Systems, Inc. Sunnyvale, CA tongg@mondes.com

Abhijit Ghosh Synopsys, Inc. Mountain View, CA ghosh@synopsys.com or ghosh@ic.berkeley.edu

Patrick Groeneveld Magma Design Automation, Inc. Cupertino, CA patrick@magma-da.com

Rajesh K. Gupta Univ. of California Irvine, CA gupta@uci.edu

Ramesh Harjani Univ. of Minnesota Minneapolis, MN harjani@ee.umn.edu Alan J. Hu Univ. of British Columbia Vancouver, BC Canada ajh@cs.ubc.ca

Xiaobo (Sharon) Hu Univ. of Notre Dame Notre Dame, IN shu@cse.nd.edu

Makoto Ikeda Univ. of Tokyo Tokyo, Japan ikeda@silicon.u-tokyo.ac.jp

Andrew B. Kahng Univ. of California Los Angeles, CA abk@cs.ucla.edu

Seiji Kajihara Kyushu Institute of Technology Iizuka, Japan kajihara@cse.kyutech.ac.jp

Matton Kamon Microcosm Technologies, Inc. Cambridge, MA matt@memcad.com

Shinji Kimura Nara Inst. of Science and Tech. Ikoma, Japan kimura@is.aist-nara.ac.jp

Andreas Kuehlmann Cadence Berkeley Labs. Berkeley, CA kuehl@cadence.com

Yuji Kukimoto Monterey Design Systems, Inc. Sunnyvale, CA kukimoto@montereydesign.com

Koen Lampaert Conexant Systems, Inc. Newport Beach, CA koen.lampaert@conexant.com

Christian Landrault Univ. of Montpellier II Montpellier, France landraul@lirmm.fr

xv

#### ICCAD-2000 TECHNICAL PROGRAM COMMITTEE

Luciano Lavagno Universita' di Udine Udine, Italy lavagno@polito.it

John Lillis Univ. of Illinois Chicago, IL jlillis@eecs.uic.edu

Malgorzata Marek-Sadowska Univ. of California Santa Barbara, CA mms@ece.ucsb.edu

Erik Jan Marinissen Philips Research Labs. Eindhoven, The Netherlands erik.jan.marinissen@philips.com

Rajeev Murgai Fujitsu Labs. of America, Inc. Sunnyvale, CA murgai@fla.fujitsu.com

Hidetoshi Onodera Kyoto Univ. Kyoto, Japan onodera@i.kyoto-u.ac.jp

Sridevan Parameswaran Univ. of Queensland Brisbane, Australia sridevan@csee.uq.edu.au

Massoud Pedram Univ. of Southern California Los Angeles, CA massoud@zugros.usc.edu

Irith Pomeranz Univ. of Iowa Iowa City, IA, irith@eng.uiowa.edu

Miodrag Potkonjak Univ. of California Los Angeles, CA miodrag@cs.ucla.edu

Anand Raghunathan NEC USA, C&C Research Labs. Princeton, NJ anand@ccrl.nj.nec.com Krithi Ramamritham Univ. of Massachusetts Amherst, MA krithi@cs.umass.edu

Rob A. Rutenbar Carnegie Mellon Univ. Pittsburgh, PA rutenbar@ece.cmu.edu

Kewal K. Saluja Univ. of Wisconsin Madison, WI saluja@engr.wisc.edu

Sachin S. Sapatnekar Univ. of Minnesota Minneapolis, MN sachin@mail.ece.umn.edu

Majid Sarrafzadeh Northwestern Univ. Evanston, IL majid@eecs.nwu.edu

Hamid Savoj Magma Design Automation, Inc. Cupertino, CA hamid@magma-da.com

Patrick R. Schaumont IMEC Leuven, Belgium schaum@imec.be

Donatella Sciuto Politecnico di Milano Milano, Italy sciuto@elet.polimi.it

Carl Sechen Univ. of Washington Seattle, WA sechen@ee.washington.edu

Thomas R. Shiple Synopsys, Inc. Mountain View, CA shiple@synopsys.com

Mandayam Srivas SRI International Menlo Park, CA srivas@csl.sri.com Dennis Sylvester Synopsys, Inc. Mountain View, CA sylvest@synopsys.com

Lothar Thiele Swiss Federal Institute of Tech. Zurich, Switzerland thiele@tik.ee.ethz.ch

Nur A. Touba Univ. of Texas Austin, TX touba@ece.utexas.edu

Frank Vahid Univ. of California Riverside, CA vahid@cs.ucr.edu

Diederik Verkest IMEC Leuven, Belgium diederik.verkest@imec.be

Tiziano Villa Parades Roma, Italy villa@parades.rm.cnr.it

Bapiraju Vinnakota Univ. of Minnesota Minneapolis, MN bapi@ece.umn.edu

Kazutoshi Wakabayashi NEC Corp. Kawasaki, Japan wakaba@ccm.cl.nec.co.jp

Wayne Wolf Princeton Univ. Princeton, NJ wolf@princeton.edu

Yervant Zorian LogicVision, Inc. San Jose, CA yervant@lvision.com

#### **ICCAD-2000 REVIEWERS**

Miron Abramovici Emrah Acar Alvin Albrecht Alberto Allara Charles J. Alpert Prashant Arora Hermanus Arts Ravishankar Arunachalam Florence Azais Kengo Azegami Kiarash Bazargan Michael Beattie Peter A. Beerel Luca Benini Reinaldo Bergamaschi Subhrajit Bhattacharya Elaheh Bozorgzadeh Carlo Brandolese Premal Buch Tim Burks Jeff Burns Fengxiang Cai Andreas Cangellaris Luca Carloni Francky Catthoor Mustafa Celik Krishnendu Chakrabarty Samarjit Chakraborty Anshuman Chandra Chih-Wei Chang Douglas Chang Henry Chang

Shih-Chieh Chang Yao-Wen Chang Samit Chaudhuri Chunhong Chen Lauren Hui Chen Li Chen Yaoping Chen Kwang-Ting (Tim) Cheng Charles Chiang Tan-li Chou Umakanta Choudhury Radim Cmar Johan Cockx Jason Cong Miro Cupac Robert Damiano Ali Dasdan Florentin Dartu Arlindo De Oliveira Alper Demir Dirk Desmet Giri Devarayanadurg Anirudh Devgan Sujit Dev David L. Dill Frederic Doucet Milenko Drinic Stephen Edwards Ozen Eercvic Michael Eisenring Petru Eles Farzan Fallah

Amir H. Farrahi William Fornaciari Masahiro Fujita Kunihiro Fujiyoshi Dinesh Gaitonde Shaodi Gao Tong Gao **Piyush Garg** Werner Geurts Marwan Gharaybeh Abhijit Ghosh Wilsin Gosti Matthias Gries Eric Grimme Patrick Groeneveld Rajesh K. Gupta Satrajit Gupta Subodh Gupta Sumit Gupta Yajun Ha Kevin Harer Ramesh Harjani David J. Hathaway Lei He Pei-Hsin Ho Inki Hong Chang-Chao Hsieh Alan J. Hu Xiaobo (Sharon) Hu Yu Hen Hu TingTing Huang Makoto Ikeda

xvii

#### **ICCAD-2000 REVIEWERS**

Mohammad Ismail Vikram Iyengar James Jacob Joern Janneck Ravindra Jejurikar Andrew B. Kahng Seiji Kajihara Timothy Kam Matton Kamon Chandra Kashyap Ryan Kastner Sunil P. Khatri Hoshik Kim Sangyun Kim Yong Kim Shinji Kimura Darko Kirovski Michael Kishinevsky Koji Kiyota Gernot Koch Tetsushi Koide F. Thomas Korsmeyer Alexei A. Koudriavtsev Farinaz Koushanfar Byron Krauter Yukiko Kubo Prabhakar Kudva Andreas Kuehlmann Yuji Kukimoto Jim Kukula Chidamber Kulkarni David S. Kung

Steve Lacy Koen Lampaert :::i Christian Landrault Dirk Laneer Rudy Lauwereins Luciano Lavagno Chunho Lee Archie Li Hong Li Yanbing Li John Lillis Johnson Limqueco Tao Lin Frank Liu Weidong Liu Robert Mains Rosanna Man Leonardo Mangeruca Radu Marculescu Margaret Marek-Sadowska Erik Jan Marinissen Igor Markov J. Marques-Silva Kim Mason Anmol Mathur Seapahn Meguerdichian Renu Mehra Sharad Mehrotra Bingfeng Mei Noel Menezes José Monteiro Jack Mowchenko

Arindam Mukherjee Hiroshi Murata Rajeev Murgai Shigetoshi Nakatake Jagannathan Narasimhan Amit Narayan Sani Nassif Dan Nicolaescu Steve Nowick Altan Odabasioglu Seda Ogrenci Tim O'Neil Hidetoshi Onodera Preeti Panda Evanthia Papadopoulou Sridevan Parameswaran Robert Pasko Priyadarsan Patra Massoud Pedram Joel R. Philips Marco Platzner Larry Pileggi Luigi Pomante Irith Pomeranz Miodrag Potkonjak Mukul Prasad Satya Pullela Gang Qu Gang Quan Anand Raghunathan Krithi Ramamritham Rajeev Ranjan

xviii

#### **ICCAD-2000 REVIEWERS**

Phillip J. Restle Luc Rijnders Sumit Roy Rob A. Rutenbar Ali B. Sadigh Keishi Sakanushi Fabio Salice Kewal K. Saluja Sachin S. Sapatnekar Majid Sarrafzadeh **Rajesh Satapathy** Peter Saviz Hamid Savoj Prashant Saxena Patrick R. Schaumont Donatella Sciuto Ken Scott Carl Sechen Amelia Shen Ming-Der Shieh Thomas R. Shiple Christina Silvano L. Miguel Silveira Amit Singh Vigyan Singhal Vivek Sinha Sasa Slijepcevic Justin Sobaje Mani Soma

Fabio Somenzi Mandayam Srivas Ankur Srivatsava Karsten Strehl Dennis Sylvester Hiroshi Takahash Atsushi Takahashi Toshihiko Takahashi Wataru Takahashi Yasuhiro Takashima Takashi Takenaka Sheldon Tan Shantanu Tarafdar Satoshi Tayu Lothar Thiele Jose Tierno Horia Toma Nur A. Touba Emre Tuncer Frank Vahid Vida Vakilotojar Lukas Van Ginneken Geert Vanmeerbeek Giacomino Veltri Diederik Verkest Frederik Vermeulen Tiziano Villa Bapiraju Vinnakota Ashok Vittal

Harald Vranken Jens Vygen Kazutoshi Wakabayashi Kai-Ping Wang Maogang Wang Qi Wang Xinning Wang David Widiger Brian D. Winters Wayne Wolf Chun Wong Jennifer L. Wong Chang Wu Zhonglin Wu Tong Xiao Aiguo Xie Hiroyuki Yamazaki Jin Yang Xioajian Yang Xiaoming Yee Ching-Wei Yeh Nina Yevtushenko Tak Young Xiaoming Yu Yumin Zhang Hui Zheng Eckart Zitzler Yervant Zorian

xix

## IEEE/CAS William J. McCalla ICCAD Best Paper Award

1:22

The "Best Paper Award", selected by the ICCAD Program Committee, was selected through a rigorous and multi-stage review process. The Award is given in memory of William J. McCalla, for his contributions to ICCAD and his CAD technical work throughout his career.

#### "EXPLORING PERFORMANCE TRADEOFFS FOR CLUSTERED VLIW ASIPs"

ى ئەتتە

Paper: 10B.2 Authors: Margarida Jacome, Gustavo de Veciana, Victor Lapinskii Affiliation: Univ. of Texas, Austin, TX

: ::::

#### ICCAD-2000 Keynote

#### William J. Dally

Professor, Stanford Univ. Chief Technical Officer, Chip2Chip, Inc

#### Lets Get Physical: ASIC/SOC Design in the Era of Wire-Limited Technology

**Description:** As semiconductor technology scales, wires, not devices, dominate the delay, power, and area of integrated circuits. To realize the potential of wire-limited technology requires design flows and supporting tools that explicitly manage key wires early in the design process. Such a wires-first flow gives the designer early visibility of power and delay issues and the control over wiring needed to resolve these issues. Such an approach offers increased performance and reduced design time compared to wires-last ASIC flows. This talk will present a system designer's perspective on the challenges of emerging semiconductor technology and how design flows and tools should adapt to meet these challenges.

**Biography:** William Dally received the B.S. degree in Electrical Engineering from Virginia Polytechnic Institute, the M.S. degree in Electrical Engineering from Stanford University, and the Ph.D. degree in Computer Science from Caltech.

Bill is currently a Professor of Electrical Engineering and Computer Science at Stanford University where his group has developed the Imagine processor, which introduced the concepts of stream processing and partitioned register organizations, and low-power high-speed signaling technology. Bill has worked with Cray Research and Intel to incorporate many of these innovations in commercial parallel computers, with Avici Systems to incorporate this technology into Internet routers, and with Chip2Chip, Inc. to commercialize high-speed signaling technology. He has received numerous honors including the ACM Maurice Wilkes award. He currently leads projects on high-speed signaling, computer architecture, and network architecture. He has published over 110 papers in these areas and is an author of the textbook, Digital Systems Engineering.

#### TUTORIAL T

#### MODERN PHYSICAL DESIGN: ALGORITHM TECHNOLOGY AND METHODOLOGY

#### Speakers:

Andrew B. Kahng - Univ. of California, Los Angeles, CA Majid Sarrafzadeh - Univ. of California, Los Angeles, CA Stan Chow - AmmoCore Technology, Inc., San Jose, CA

**Background:** This tutorial covers "the latest word" in physical chip implementation methodology and PD algorithm technology, going into more "detail" than the previous edition of the tutorial. The target audience consists of system and circuit designers who would benefit from understanding tool capabilities in this arena, CAD engineers (both R&D and support), design project managers, and academic researchers. Familiarity with basic PD methodology is assumed.

**Description:** The first section reviews PD implications of the process technology and system design roadmaps. A generic chip planning and implementation methodology will help set context. A review of fundamental PD problem formulations and algorithms will concentrate on latest developments in RTL and gate-level partitioning, block and coarse placement, top-level interconnect planning and optimization, and cell-based place-and-route. We motivate needs for incremental optimization techniques, handling incomplete design data, and new tool interactions and concurrent optimizations.

The second section focuses on "upstream interactions", between traditional PD and floorplanning and logic synthesis. Approaches to achieving a convergent, predictable implementation flow will be reviewed. These center on alternate methodologies for prediction/predictability and estimation, e.g., budgeting-based planning, small blocks + wireplanning, layout-driven logic synthesis, constant-delay methodology, etc. Attention will be given to performance and signal integrity optimizations.

The third section focuses on interactions with parasitic estimation, delay calculation, timing/power/SI validations, and static timing/noise analyses and characterizations. We discuss requirements for tight analysis loops, reconciliation of data models, and speed/accuracy of delay and noise estimates.

The fourth section describes new links between traditional PD and polygon-level optimizations (layout enhancements for manufacturability, layout-on-the-fly or liquid layout, etc.). Such linkages are becoming dominant in high-end ASIC methodologies due to manufacturing yield and die cost considerations.

Last, we compare the half-dozen leading variants in convergent RTL-down methodology, and how they respectively make demands on PD. This taxonomy includes recent methodologies that exploit distributed or parallel computational platforms, or that creatively invoke commodity SP&R to achieve greater design productivity.

xxii

#### TUTORIAL 2

#### INTERCONNECT-CENTRIC DESIGN AND ANALYSIS FOR ELECTRICAL INTEGRITY IN SYSTEMS-ON-A-CHIP

#### Speakers:

Dennis Sylvester - Synopsys, Inc., Mountain View, CA Kenneth Shepard - Columbia Univ., New York, NY Sudhakar Muddu - Silicon Graphics Inc., Mountain View, CA

**Background:** With rising clock rates and scaling technology, it is becoming increasingly necessary to design and model a very complex on chip electrical environment dominated by wires. In this tutorial, we describe the latest design and analysis approaches to ensuring the electrical integrity of today's systemson-a-chip, tackling emerging problems such as inductance, substrate coupling, and power-supply integrity. This tutorial is designed for a target audience consisting of VLSI designers, managers, CAD tool developers, R&D engineers, and academic researchers. The goal is to enable attendees to address key interconnect-centric issues including all aspects of signal integrity, inductive effects, and high-performance clock and power distribution.

**Description:** We begin by describing the design and analysis techniques for signal integrity in deep submicron designs. We introduce the overall design flow and fundamental theories and concepts of RC/RLC interconnect analysis. We discuss the effects of capacitive and inductive coupling on line delay and noise. Design techniques to minimize capacitance and inductance effects are explored. In terms of analysis, we describe interconnect macromodeling in a static noise analysis framework. We also focus on inductance estimation, extraction, and analysis.

The impact of environmental factors including variations in power supply voltage, temperature, and physical factors due to process variations also affect the cycle time and design robustness. Large die sizes and higher operating frequencies, coupled with large on-die variations at reduced device geometries, call for special consideration of this type of "noise".

We then consider power supply integrity analysis for systems-on-a-chip, including IR and Ldi/dt analysis with full consideration of decoupling capacitance, switching activity, and package models. Power distribution methodologies will be discussed. Substrate coupling is also becoming an important new design and analysis concern for mixed-signal designs. Substrate effects will be considered in the context of substrate noise analysis, latch-up and ESD analysis, RF device modeling, and high-frequency interconnect analysis (current returns through the substrate). In additional to analysis, we will also consider design techniques for limiting all of these coupling interactions.

We will survey various clock distribution approaches and the applicability for large SoC designs. We will compare approaches such as H-tree, mesh, grid for a typical design in terms of requirements including local/global skew, jitter, slew rates, power, buffer area, clock wiring resources, and shielding area. We will review the latest approaches for clock distribution networks including usage of de-skew units to reduce the clock skew.

Throughout the tutorial we will consider measurement techniques and structures for calibrating and characterizing the on-chip electrical environment with an emphasis on interconnect and substrate effects. This is important for technology characterization, yield analysis, and modeling validation.

#### TUTORIAL 3 SYMBOLIC MODEL CHECKING: PRINCIPLES AND ADVANCED TECHNIQUES

#### Speakers:

Kenneth L. McMillan - Cadence Berkeley, Labs., Berkeley, CA Kavita Ravi - Cadence Design Systems, Inc., New Providence, NJ Fabio Somenzi - Univ. of Colorado, Boulder, CO

**Background:** By way of introduction, we will first briefly review the low power/low voltage problems and provide an outline of the rest of the tutorial, which will be in three parts.

**Description:** The first part is focused on design techniques. Several emerging technologies such as Multiple and Variable threshold CMOS enable low voltage/low power high performance computing while providing a "knob" to dynamically adjust leakage currents. The challenges in design methodologies and tools for these technologies will be discussed. In many applications, there is significant energy advantage in using an embedded power supply scheme where the voltage can be adapted based on computational demand. Rather than designing a system with a static supply to meet a specific timing constraint under worst case conditions, it is more energy efficient to allow the voltage to vary such that the timing constraints are just met at any given operating condition. The key challenges will be discussed including regulator design, circuit styles and scheduling. Trends in low-voltage library design will also be discussed and will cover logic, memory and lowswing interconnect drivers.

In the second part, we will deal with issues of power estimation and modeling. Estimation and modeling are central to any low power design methodology. After an introduction to fundamentals of power estimation, we will discuss power modeling at the gate/cell level. These models allow power analysis to be done at higher than the transistor level. Modeling and estimation at even higher levels (e.g., RTL) are key to doing early design exploration. These will be discussed next, covering both bottom-up and top-down techniques.

Finally, we will cover power/ground bus analysis and design, power optimization, and leakage power estimation and optimization. An overview of the performance, signal integrity, and electromigration reliability issues related to power distribution problems will be given. Common design styles for power distribution, and a unified methodology to design, analyze, and verify large power/ground grids will be presented with case studies. Modeling of package inductance, decoupling capacitors, and circuit parasitics to study their effect on power grid design will be discussed. Techniques to reduce power grid simulation effort, such as vector compression and static determination of worst case power demand scenario will also be considered. Combinational/sequential logic restructuring, encoding and several special design techniques for power reduction will be reviewed. Some recent transistor level and gate level optimization techniques to reduce leakage power in dual-Vt circuits will also be presented.

#### TUTORIAL 4

#### GAIN-BASED LOGIC SYNTHESIS

#### Speakers:

Prabhakar Kudva - IBM T.J. Watson Research Ctr., Yorktown Heights, NY David Kung - IBM T.J. Watson Research Ctr., Yorktown Heights, NY Ruchir Puri - IBM T.J. Watson Research Ctr., Yorktown Heights, NY Leon Stok - IBM T.J. Watson Research Ctr., Yorktown Heights, NY

**Background:** There exists a large gap between full-custom design and standard ASIC design. Gigaherz micro-processors have been announced while most ASIC parts run at maximum speeds of around 200 Mhz. However, a significant part of this gap can be closed by using the appropriate libraries and synthesis techniques. The same techniques that allow us to synthesize all control logic for gigahertz micro-processors, also helps the time consuming design closure of large complex ASICs. This is especially the case, when decisions early in the process are mistargeted due to the use of misleading wireload models. Delay models parameterized by gain allow predictable pre-placement synthesis without wire-load models and a more rapid evaluation of the effect of changes on the timing, thereby speeding up the combined synthesis and placement process.

**Description:** Delay models parameterized by gain significantly enhance the design and timing closure problems we are seeing in today's complex standard cell design methodologies. To use these techniques most effectively the libraries, algorithms and methodology need to be adapted. We will address all three of these and tie them together in a coherent methodology that enhances the predictability of the timing closure process.

We will revisit the circuit basics of standard cells and the creation of static delay models with emphasis on the construction of gain-based delay models. Guidelines for designing practical libraries and their implications will be discussed as well as efficient algorithms for timing analysis, and area and load calculation.

Gain-based delay models open the opportunities to the construction of a different class of synthesis algorithms. Technology mapping in particular can benefit from the load-independence property of these models. Recent algorithms from the literature will be discussed. Buffering and fanout tree construction are other examples of algorithms that can be made much more predictable. Wire and gate sizing will be revisited and shown how they can be done in this environment.

Gain-based synthesis opens the opportunity to synthesize predictably without wire-load models. The actual sizing can be postponed until deep in the physical design phases, resulting in a more reliable timing information and better identification of timing critical regions. A methodology will be described that ties these together.

This tutorial is intended for designers to get an insight in circuits and libraries for which very efficient algorithms exist to synthesize them, for CAD-tool developers to understand state-of-the art algorithms for rapid design closure on large designs and for their managers to get an insight in the applicability of gain-based synthesis techniques to their specific design problems.

# **Author Index**

·								
Aas, Einar, J.	•	•	•	•	•		• •	44
Abraham, Jacob A	٠	•	٠	•	٠	•	٠	182
Alpert, Charles J	•	•	٠	•	٠	•	٠	229
Arvind	•	•	·	•	•	•	•	511
Baek, Kwang-Hyun	•	•	·	•	•	٠	•	318
Bai, G	•	•	·	•	•	•	•	481
Balasa, Florin	•	•	•		.•		• •	13
Bamji, Cyrus	•	٠	•	•	٠	•	•	344
Beattie, Michael	•	•	•	•	•	•	•	215
Beerel, Peter A		•	•	•	•	•	. •	296
Bertacco, Valeria	•	•	•	•	•	•	•	120
Blaauw, David	•	•	٠	•	•	•	•	338
Bobba, S	•	•	•	•	•	•	•	481
Bozorgzadeh, Elaheh .		•	•	•	•	•	•	110
Brayton, Robert K		•		17	77,	4	12,	520
Cai, Yici			•			•	•	. 8
Cao, Yu		•	•	•	•			56
Carragher, Robert J		•		•	•	•		222
Catthoor, Francky		•	•					44
Chakrabarti, Sudip			•	•	•	•		562
Chan, Tony F						•		171
Chandrakasan, Anantha							•	322
Chang, Shih-Chieh		•				3	87,	533
Chatterjee, Abhijit							•	562
Chen, Charlie CP								156
Chen, Chunhong								198
Chen, Pinhong					62	2,	68,	331
Chen, Wei					•		•	374
Cheng, Ching-Hwa								387
Cheng, Chung-Kuan							8.	222
Cheng, Kuo-Liang							- ,	468
Cheng, Kwang-Ting								493
Choi Kiyoung	•	•	•	•	•	•	•	365
Cong Iason	•	•	•	•	· 2	1	71	236
Costa José C	·	·	•	·	2,	1	., т	255
Coudert Olivier	•	•	• •	•	•		•••	236
Dai Wavne	•	•	•	•	•	•	·	150
$\mathbf{D}$ ai, $\mathbf{W}$ a $\mathbf{W}$ ii $\mathbf{U}$		•				٠		100

Damiano, Robert	0
Das, Debesh Kumar	0
De Micheli, Giovanni	4
de Veciana, Gustavo 504	4
Demir, Alper	0
Devadas, Srinivas	7
Devgan, Anirudh	9
Dey, Sujit	4
Dill, David L	5
Dong, Sheqin	8
Dragan, Feodor F 104	4
Drinic, Milenko 420	0
Dutt, Nikil 431, 569	9
Dutt, Shantanu	4
Ernst, Rolf	5
Fan, Hongbing 92	3
Feldmann, Peter	0
Feng, Dan	2
Francken, K	8
Fujiwara, Hideo	0
Gala, Kaushik H 47	7
Genevriere, Reiner	3
Gielen, G	3
Gloeckel, V	7
Gopalakrishnan, Ganesh	3
Govindaraju, Shankar G	5
Graeb, H	7
Grun, Peter	1
Gu, Jiangchun	8
Gu, Jun	8
Gupta, Rajesh	0
Gupta, Satrajit	5
Hagness, Susan C	6
Hajj, I.N	1
Hamzaoglu, Ilker 53	8
Harer, Kevin	0
Harris Ian G 369, 47	2

Henzinger, Thomas A
Ho, Pei-Hsin
Hoe, James C 511
Hong, Sungpack
Hong, Xianlong 8
Hsieh, Cheng-Ta
Hu. Chenming
Hu Jiang 99
Huang Chih-Tsun
Huang Gang 8
Huang Xueine $56$
Huang V $459$
Hur Sung-Woo $165$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
In C. Norris $127$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Italii, Salidy
Jacome, Margarida F
Janes, David B
Jha, Niraj K $35/$
$JI, Hao. \dots 150$
Jiang, Yi-Min $\ldots \ldots \ldots \ldots \ldots \ldots \ldots 493$
Jiang, Yunjian $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 520$
Jone, Wen-Ben
Kahng, Andrew B 17, 56, 104
Kang, Hyeong-Ju. $\ldots$ $\ldots$ $\ldots$ $\ldots$ 51
Kang, Sung-Mo
Kashyap, Chandramouli, V
Kastner, Ryan
Keutzer, Kurt 62, 68, 331
Khatri, Sunil P 412
Kim, Hansoo 51
Kim, Ki-Wook
Kim, Sangyun
Kim, Seonki
Kim, Taewhan
Kirkpatrick, Desmond A 68, 331
Kirovski, Darko 40, 420
Kjeldsberg, Per Gunnar
Koch, Gernot
Koh, Cheng-Kok 208, 400, 406, 487
Kong, Tianming
Koushanfar, Farinaz
Kravets Victor N. 526
Krstic, Angela.
Ku Walter H
Kukula James 120
Kulshreshtha Pawan 344
Kuo Chien-Chu $202$
Kutzschebauch Thomas /202
$\mathbf{T}_{\mathbf{T}}$

Lahiri, Kanishka	424
Lapinskii, Viktor	504
Lauwers, Erik	193
Lee, Tae-Wo	156
Li, Shin-De	387
Li, Suet-Fei	76
Lillis, John	165
Lim, Sung Kyu	. 2
Liou, Jing-Jia	493
Liu, C.L	318
Liu, Jiping	93
Long, David	283
Long, Jiang	120
Luo, Jiong	357
Malik, Sharad	236
Mandoiu, Ion	104
Mantik. Stefanus	17
Maurer, Peter M.	23
Mehrotra. Amit	277
Meguerdichian. Seapahn	420
Mihara. Takahiro	550
Milor, Linda	62
Mo. Fan	177
Monteiro, José C	27
Mortazavi, Mohammad	344
Muddu, Sudhakar	104
Muddu, Sudhakar	104 451
Muddu, Sudhakar	104 451 156
Muddu, Sudhakar	104 451 156 303
Muddu, Sudhakar	104 451 156 303 569
Muddu, Sudhakar	104 451 156 303 569 431
Muddu, Sudhakar	104 451 156 303 569 431 338
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, Chris379,Nachtergaele, Lode379,Nicolau, Alex379,Oh, Chanhee379,Oliveira, Arlindo L.379,	104 451 156 303 569 431 338 451
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNachtergaele,Nachtergaele, LodeNachtergaele,Nicolau, AlexNachtergaele,Oh, ChanheeOh,Oliveira, Arlindo L.Oh,Orshansky, MichaelNachtergaele,	104 451 156 303 569 431 338 451 62
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNachtergaele,Nachtergaele, LodeNachtergaele,Nicolau, AlexOh,Oh, ChanheeOh,Oliveira, Arlindo L.Orshansky,Otten, Ralph H.J.M.Otten,	104 451 156 303 569 431 338 451 62 84
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexOliveira, AlindoOh, ChanheeOliveira, ArlindoOrshansky, MichaelOliveira, AlindoOtten, Ralph H.J.M.Palermo, Robert	104 451 156 303 569 431 338 451 62 84 344
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexNoteOh, ChanheeOh, ChanheeOliveira, Arlindo L.Orshansky, MichaelOtten, Ralph H.J.M.Otten, Ralph H.J.M.Panda, RajendranOtten	104 451 156 303 569 431 338 451 62 84 344 338
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexNoteOh, ChanheeOh, ChanheeOliveira, Arlindo L.Oh, ChanheeOrshansky, MichaelOh, ChanheeOtten, Ralph H.J.M.Oh, ChanheePalermo, RobertOh, ChanheePanda, RajendranOh, Chanhee	104 451 156 303 569 431 338 451 62 84 344 338 51
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananMyers, ChrisNachtergaele,Nachtergaele, LodeNachtergaele,Nicolau, AlexNachtergaele,Oh, ChanheeNachtergaele,Oh, ChanheeNachtergaele,Oliveira, Arlindo L.Nachtergaele,Orshansky, MichaelNachtergaele,Otten, Ralph H.J.M.Nachtergaele,Palermo, RobertNachtergaele,Panda, RajendranNachtergaele,Park, In-CheolNachtergaele,Patel, Janak H.Nachtergaele,Statel, Statele, </td <td>104 451 156 303 569 431 338 451 62 84 344 338 51 538</td>	104 451 156 303 569 431 338 451 62 84 344 338 51 538
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananMyers, ChrisNachtergaele, LodeNachtergaele, LodeNachtergaele, LodeNicolau, AlexOdeOh, ChanheeOdeOh, ChanheeOdeOliveira, Arlindo L.OdeOrshansky, MichaelOdeOtten, Ralph H.J.M.OdePalermo, RobertPanda, RajendranPark, In-CheolPark, In-CheolPedram, MassoudNassoud	104 451 156 303 569 431 338 451 62 84 344 338 51 538 374
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexNoteOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheePalermo, RobertOh, ChanheePanda, RajendranOh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePatel, Janak H.Oh, ChanheePileggi, LawrenceOh, Chanhee	104 451 156 303 569 431 338 451 62 84 344 338 51 538 374 215
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananMyers, ChrisNachtergaele,Nachtergaele, LodeNachtergaele,Nicolau, AlexNachtergaele,Oh, ChanheeOh,Oh, ChanheeOh,Oliveira, Arlindo L.Oh,Orshansky, MichaelOh,Orshansky, MichaelOh,Palermo, RobertPalermo,Panda, RajendranPark,Park, In-CheolPark,Patel, Janak H.Park,Pileggi, LawrencePomeranz,Pomeranz, Irith459,	104 451 156 303 569 431 338 451 62 84 344 338 51 538 374 215 544
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananMyers, ChrisNachtergaele, LodeNachtergaele, LodeNachtergaele, LodeNicolau, AlexOliveira, Arlindo L.Oh, ChanheeOliveira, Arlindo L.Orshansky, MichaelOliveira, Arlindo L.Orshansky, MichaelOliveira, Arlindo L.Palermo, RobertPalermo, RobertPanda, RajendranPalermo, RobertPark, In-CheolPatel, Janak H.Pedram, MassoudPalermo, African ArlindoPileggi, LawrencePatel, African ArlindoPomeranz, Irith40, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76	104 451 156 303 569 431 338 451 62 84 344 338 51 538 374 215 544 420
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananMyers, ChrisNachtergaele, LodeNachtergaele, LodeNachtergaele, LodeNicolau, AlexOdeOh, ChanheeOdeOh, ChanheeOdeOrshansky, MichaelOdeOtten, Ralph H.J.M.OdePalermo, RobertPanda, RajendranPark, In-CheolPark, In-CheolPatel, Janak H.ParkPileggi, LawrencePatel, 459,Potkonjak, Miodrag40, 76,Pronath, M.Ode	104 451 156 303 569 431 338 451 62 84 344 338 51 538 374 215 544 420 557
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexNoteOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheePalermo, RobertOh, ChanheePanda, RajendranOh, ChanheePark, In-CheolOh, ChanheePatel, Janak H.Oh, ChanheePotkonjak, MiodragOh, ChanheeOtten, Ralph H.J.M.Oh, ChanheeOtten, Ralph H.J.M.Oh, ChanheeOtten, Ralph H.J.M.Oh, ChanheeOtten, Ralph H.J.M.Oh, ChanheePalermo, RobertOh, ChanheeOtten, Ralph H.J.M.Oh, ChanheePanda, RajendranOh, ChanheeOtten, Ralph H.J.M.Oh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePotronah, MassoudOh, ChanheeOndeer, ShazOh, ChanheePalerno, ShazOh, ChanheeOadeer, ShazOh, ChanheeOndeer, ShazOh, ChanheeOh, Chanhee	104 451 156 303 569 431 338 451 62 84 344 338 51 538 374 215 544 420 557 245
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexNoteOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOrshansky, MichaelOh, ChanheeOtten, Ralph H.J.M.Oh, ChanheePalermo, RobertOh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePedram, MassoudOh, ChanheePomeranz, Irith459,Potkonjak, Miodrag40, 76,Pronath, M.Oh, ChanheeRabaey, Jan M.Oh, Chanhee	$\begin{array}{c} 104\\ 451\\ 156\\ 303\\ 569\\ 431\\ 338\\ 451\\ 62\\ 84\\ 338\\ 51\\ 538\\ 374\\ 215\\ 544\\ 420\\ 557\\ 245\\ 76\end{array}$
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexNachtergaele, LodeOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOliveira, Arlindo L.Oh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheeOtten, Ralph H.J.M.Oh, ChanheePalermo, RobertOh, ChanheePark, In-CheolOh, ChanheePatel, Janak H.Oh, ChanheePileggi, LawrenceOh, ChanheePomeranz, IrithOh, ChanheeQadeer, ShazOh, ChanheeRabaey, Jan M.Oh, ChanheeNashandOh, ChanheeNashandOh, ChanheeNashanaOh, ChanheeOh, ChanheeOh, ChanheeOliveira, Arlindo L.Oh, ChanheeOrshansky, MichaelOh, ChanheePark, In-CheolOh, ChanheePotronath, MassoudOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheePotkonjak, MiodragOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeNassoudOh, ChanheeOh, Chanhe	$104 \\ 451 \\ 156 \\ 303 \\ 569 \\ 431 \\ 338 \\ 451 \\ 62 \\ 84 \\ 344 \\ 338 \\ 51 \\ 538 \\ 374 \\ 215 \\ 544 \\ 420 \\ 557 \\ 245 \\ 76 \\ 424 \\ 100 \\ 10$
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananMyers, ChrisNachtergaele, LodeNachtergaele, LodeNachtergaele, LodeNicolau, AlexOh, ChanheeOh, ChanheeOh, ChanheeOliveira, Arlindo L.Oh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheeParanda, RajendranOh, ChanheePanda, RajendranOh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePark, In-CheolOh, ChanheePomeranz, IrithOh, ChanheePomeranz, IrithOh, ChanheeQadeer, ShazOh, ChanheeRabaey, Jan M.Oh, ChanheeRajamani, Sriram K.Oh, Chanhee	104 451 156 303 569 431 338 451 62 84 344 338 51 538 374 215 544 420 557 245 76 424 245
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananNachtergaele, LodeNachtergaele, LodeNicolau, AlexNicolau, AlexOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheePalermo, RobertPanda, RajendranPark, In-CheolPark, In-CheolPatel, Janak H.Patel, Panak H.Pedram, MassoudPatel, Potkonjak, MiodragPotkonjak, Miodrag40, 76, Pronath, M.Qadeer, ShazPanada, Change, C	$\begin{array}{c} 104\\ 451\\ 156\\ 303\\ 569\\ 431\\ 338\\ 451\\ 62\\ 84\\ 338\\ 51\\ 538\\ 374\\ 215\\ 544\\ 420\\ 557\\ 245\\ 76\\ 424\\ 245\\ 459 \end{array}$
Muddu, Sudhakar56,Murgai, Rajeev379,Murugesan, Narayanan379,Myers, ChrisNarayananMyers, ChrisNachtergaele, LodeNachtergaele, LodeNicolau, AlexOh, ChanheeOh, ChanheeOh, ChanheeOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheeOrshansky, MichaelOh, ChanheePalermo, RobertPalermo, RobertPanda, RajendranPalermo, RobertPark, In-CheolPatel, Panak H.Pedram, MassoudPatel, Patel, Janak H.Pedram, MassoudPatel, Patel, Janak H.Pomeranz, IrithPatel, Patel, Patel, Janak H.Pomeranz, IrithPatel, Patel, Patel, Patel, Janak H.Patel, Janak H.Patel, Patel, Patel, Janak H.Patel, Janak H.Patel, Patel,	$\begin{array}{c} 104\\ 451\\ 156\\ 303\\ 569\\ 431\\ 338\\ 451\\ 62\\ 84\\ 338\\ 51\\ 538\\ 374\\ 215\\ 544\\ 420\\ 557\\ 245\\ 76\\ 424\\ 245\\ 459\\ 350\\ \end{array}$

Reddy, Sudhakar M
Rodgers, Michael J
Roh, Jeongjin
Roy, Kaushik
Roychowdhury, Jaijeet
Sakallah, Karem A
Sakurai, Takayasu
Sami, Mariagiovanna
Sangiovanni-Vincentelli, Alberto 412
Sano, Chiiho
Sapatnaker, Sachin S
Sarrafzadeh, Majid 110, 198, 236,
260, 447
Sciuto, Donatella
Seshadri, Suresh
Shanbhag, Naresh
Shepard, K.L
Shin, Youngsoo
Shinnerl, Joseph R
Shiple, Thomas
Silvano, Cristina
Sitaram, D
Sotiriadis, Paul P
Srivastava, Ankur 447
Stok, Leon
Stravers, Paul
Strojwas, Andrzej J
Stroobandt, Dirk 56
Su, Haihua 477
Sundareswaran, Savithri
Sylvester, Dennis
Tabbara, Abdallah

459, 544	Taylor, Jerry
	Tessier, Russell
	Tiwari, Vivek
208, 406, 487	Tsao, Chung-Wen Albert 400
et	Tuan, Tim
526	Uerpmann, Jan
	Vancorenland, P
498	Vinnakota, Bapiraju 464
elli, Alberto 412	Wang, Chih-Wea
	Wang, Jinn-Shyan
	Wang, Maogang
110, 198, 236,	Wu, Allen CH
260, 447	Wu, Cheng-Wen
498	Wu, Chi-Feng
	Wu, Yu-Liang 93
	Wu, Zhong-Zhen
142	Yalcin, Hakan
	Yang, Baolin
171	Yang, Xiaodong
120	Yang, Xiaojian
498	Ye, Terry Tao
142	Yu, He-Zhe
322	Zaccaria, Vittorio 498
447	Zelikovsky, Alexander 104
439	Zhang, Qiushuang
84	Zhang, Rongtian 208
575	Zhao, Shiyou
56	Zheng, Yu
477	Zhong, Guoan 406
hri 338	Zhong, Ke
56	Ziegenbien, Dirk
177	Zolotov, Vladimir
	Zorian, Yervant





5305 Spine Rd., Suite A • Boulder, CO 80301 (303) 530-4562 • FAX (303) 530-4334



#### **Session Index**

- Session 1A: Floorplanning and Partitioning
- Session1B: High Level Simulation
- Session 1C: Methods for DSP Synthesis and Debugging
- Session 1D: Issues in Timing Estimation
- Session 2A: Embedded Tutorial Challenges and Opportunities in Broadband and Wireless

**Communication Designs** 

- Session 2B: Embedded Tutorial Challenges in Physical Chip Design
- Session 3A: Topics in Routing
- Session 3B: Partial Verification Techniques
- Session 3C: Scheduling and Compilation for Embedded Systems
- Session 3D: Inductance and Full-Wave Analysis
- Session 4A: Placement I
- Session 4B: High-Level Design Tools for Analog Circuits
- Session 4C: Delay Budgeting and Distribution
- Session 4D: Interconnect Analysis
- Session 5A: Embedded Tutorial -- Incremental CAD
- Session 5B: Embedded Tutorial -- Decomposing Refinement Proofs using Assume -Guarantee Reasoning
- Session 6A: Placement II
- Session 6B: Analog and RF Simulation
- Session 6C: Markovian Analysis and Asynchronous Circuits
- Session 6D: Low Power Interconnect Modeling and Optimization
- Session 7A: Panel -- Why Doesn't EDA Get Enough Respect?
- Session 8A: Static Timing Analysis
- Session 8B: Embedded Systems Power Management and Validation
- Session 8C: Advances in Layout and Synthesis
- Session 8D: Embedded Tutorial -- Test of Future System-on-Chips
- Session 9A: Noise and Performance Issues in Routing
- Session 9B: Communication Architectures Design and Analysis
- Session 9C: Performance Driven Logic Synthesis
- Session 9D: New Approaches to At-Speed BIST and Diagnosis
- Session 10A: Power Analysis and Optimization
- Session 10B: VLIW Exploration and Design Synthesis
- Session 10C: Flexibility in Logic Synthesis
- Session 10D: Digital and Analog Test Generation
- Session 11A: Embedded Tutorial -- System and Architecture -Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications
- Session 11B: Embedded Tutorial -- Design-Manufacturing Interface for 0.13 Micron and Below