



ACM SIGDA Publications on CDROM

ICCAD 2000

November 5 - 9, 2000

San Jose, CA

IEEE Catalog Number 00CH37140
ISBN 07803-6448-1

ACM Order Number 477006

CDROM produced by ACM SIGDA CD-ROM Project.

Click on the text below to go to:

Cover Page
Front Matter
Table of Contents
Session Index
Author Index

IEEE/ACM International Conference on
Computer Aided Design

ICCAD - 2000

A Conference for the EE CAD Professional

IEEE/ACM DIGEST OF TECHNICAL PAPERS

NOVEMBER 5-9, 2000
DOUBLETREE HOTEL
SAN JOSE, CA

Sponsored by:



IEEE Circuits &
Systems Society



THE IEEE COMPUTER
SOCIETY/DATC



ASSOCIATION FOR COMPUTING
MACHINERY/SIGDA



In cooperation with:



THE INSTITUTE OF ELECTRICAL AND
ELECTRONICS ENGINEERS, INC.



ELECTRON
DEVICES
SOCIETY

IEEE/ACM International Conference on
Computer Aided Design

ICCAD-2000

A Conference for the EE CAD Professional

NOVEMBER 5-9, 2000
DOUBLETREE HOTEL
SAN JOSE, CA

Sponsored by:



IEEE Circuits &
Systems Society



THE IEEE COMPUTER
SOCIETY DATC



ASSOCIATION FOR COMPUTING
MACHINERY/SIGDA

sig
da

In cooperation with:



THE INSTITUTE OF ELECTRICAL AND
ELECTRONICS ENGINEERS, INC.



PROCEEDING OF THE 2000 INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress St., Salem, MA 01971. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47th St., New York, NY 10017. All rights reserved. Copyright © 2000 by The Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number: 00CH37140

ISBN: 0-7803-6445-7 Softbound Edition
 0-7803-6446-5 Casebound Edition
 0-7803-6447-3 Microfiche Edition

ISSN Number: 1092-3152

Additional copies may be ordered from:

IEEE Order Department
445 Hoes Lane
Piscataway, NJ 08854

ACM Order Department
PO Box 11315
New York, NY 10286-1405
Telephone: 1-212-626-0500
Fax: 1-212-944-1318
1-800-342-6626 (USA & Canada)
E-mail: acmhelp@acm.org

ACM Order Number 477003

Printed in the U.S.A.

FOREWORD

On behalf of the ICCAD-2000 Executive and Technical Program Committees, I would like to welcome you to the International Conference on Computer-Aided Design, which will take place between November 5-9 at the San Jose DoubleTree Hotel.

The technical program for ICCAD-2000 was assembled by a program committee which includes experts from industry and academia around the world. The committee was organized and directed by Rolf Ernst. Its members devoted several days to reviewing the papers, and then participated in the full-day meeting to select papers from the many excellent submissions. Each paper was reviewed by at least 5 experts in the field. 86 papers were accepted from 265 papers submitted.

A new part of the technical program this year is the IEEE/CAS William J. McCalla ICCAD Best Paper Award. This award is given in memory of William McCalla, for his contributions to ICCAD and his CAD technical work throughout his career. The award will be given to the authors of a best paper selected through a rigorous and multi-stage review process. It will be given during the opening session on Monday morning, November 6.

Also new this year is the keynote address, which will be given by William J. Dally and is entitled "Lets Get Physical: ASIC/SOC Design in the Era of Wire-Limited Technology".

This year we have increased the number of 90-minute tutorials to seven, as they have been a highly appreciated part of the technical program. The tutorials will cover the topics of communications systems, challenges in physical design, incremental CAD, verification, testing future systems-on-a-chip, low-power processors, and manufacturability.

On Tuesday afternoon, there will be a technical panel organized by Lawrence Pileggi. The panel will be led by Richard Newton, entitled "Why Doesn't EDA Get Enough Respect", and the members will discuss the status of the CAD domain within the larger technology and business worlds.

Complementing the technical program is the 2000 tutorial program, on November 9th, organized by Andreas Kuehlmann. This year's tutorials include the following topics: 1) Algorithms for physical design, 2) Interconnect design and analysis for electrical integrity, 3) Principles and advanced techniques for symbolic model checking, and 4) Gain-based logic synthesis. The first three tutorials address the corner areas of a modern integrated synthesis flow covering logic synthesis, layout design, and signal integrity analysis. The fourth tutorial presents recent advances in verification algorithms based on model checking.

The rapid pace of advance at both ends — deep submicron and mixed signal technology at the physical end as well as systems-on-a-chip and platform-based design at the systems end — continues to make CAD research and tool development an exciting domain. ICCAD-2000 offers a place for CAD researchers, CAD developers, and VLSI designers to meet and exchange ideas about the problems and solutions for next-generation electronic systems.



Ellen M. Sentovich
Conference/Finance Chair



Rolf Ernst
Technical Program Chair

Table of Contents

Foreword	iii
Conference Committee	xiv
Technical Program Committee	xv
Reviewers	xvii
IEEE/CAS William J. McCalla ICCAD Best Paper Award	xx
Keynote	xxi
Tutorial 1: Modern Physical Design: Algorithm Technology and Methodology	xxii
Tutorial 2: Interconnect-Centric Design and Analysis for Electrical Integrity in Systems-on-a-Chip	xxiii
Tutorial 3: Symbolic Model Checking: Principles and Advanced Techniques	xxiv
Tutorial 4: Gain-Based Logic Synthesis	xxv

Session 1A: Floorplanning and Partitioning

*Moderators: Charles J. Alpert, IBM Corporation, Austin, TX
Carl Sechen, University of Washington, Seattle, WA*

1A.1	Physical Planning with Retiming.	2
	<i>Jason Cong, Sung Kyu Lim</i>	
1A.2	Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan	8
	<i>Xianlong Hong, Gang Huang, Yici Cai, Jiangchun Gu, Sheqin Dong, Chung-Kuan Cheng, Jun Gu</i>	
1A.3	Modeling Non-Slicing Floorplans with Binary Trees	13
	<i>Florin Balasa</i>	
1A.4	On Mismatches Between Incremental Optimizers and Instance Perturbations in Physical Design Tools	17
	<i>Andrew B. Kahng, Stefanus Mantik</i>	

Session1B: High Level Simulation

Moderators: *James H. Kukula, Synopsys, Inc., Beaverton, OR*
Vigyan Singhal, Tempus Fugit, Inc., Fremont, CA

- 1B.1 Event Driven Simulation Without Loops or Conditionals 23
Peter M. Maurer
- 1B.2 Observability Analysis of Embedded Software for Coverage-Directed. 27
Validation
José Costa, Srinivas Devadas, José Monteiro
- 1B.3 A Methodology for Verifying Memory Access Protocols in Behavioral. 33
Synthesis
Gernot Koch, Taewhan Kim, Reiner Genevriere

Session 1C: Methods for DSP Synthesis and Debugging

Moderators: *Sridevan Parameswaran, University of Queensland, Brisbane, Australia*
Kazutoshi Wakabayashi, NEC Corporation, Kawasaki, Japan

- 1C.1 Symbolic Debugging Scheme for Optimized Hardware and Software 40
Farinaz Koushanfar, Darko Kirovski, Miodrag Potkonjak
- 1C.2 Automated Data Dependency Size Estimation with a Partially Fixed 44
Execution Ordering
Per Gunnar Kjeldsberg, Francky Catthoor, Einar J. Aas
- 1C.3 FIR Filter Synthesis Algorithms for Minimizing the Delay and the 51
Number of Adders
Hyeong-Ju Kang, Hansoo Kim, In-Cheol Park

Session 1D: Issues in Timing Estimation

Moderators: *Florentin Dartu, Intel Corporation, Hillsboro, OR*
Anirudh Devgan, IBM Corporation, Austin, TX

- 1D.1 Effects of Global Interconnect Optimizations on Performance Estimation . . . 56
of Deep Submicron Design
Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar Muddu,
Dirk Stroobandt, Dennis Sylvester
- 1D.2 Impact of Systematic Spatial Intra-Chip Gate Length Variability on 62
Performance of High-Speed Digital Circuits
Michael Orshansky, Linda Milor, Pinhong Chen, Kurt Keutzer,
Chenming Hu
- 1D.3 Miller Factor for Gate-Level Coupling Delay Calculation 68
Pinhong Chen, Desmond A. Kirkpatrick, Kurt Keutzer

Session 2A: Embedded Tutorial

Moderator: *Ellen M. Sentovich, Cadence Berkeley Labs., Berkeley, CA*

2A.1	Challenges and Opportunities in Broadband and Wireless Communication Designs	76
	<i>Jan M. Rabaey, Miodrag Potkonjak, Farinaz Koushanfar, Suet-Fei Li, Tim Tuan</i>	
 Session 2B: Embedded Tutorial		
<i>Moderator: Georges Gielen, Katholieke University, Leuven, Belgium</i>		
2B.1	Challenges in Physical Chip Design	84
	<i>Ralph H.J.M. Otten, Paul Stravers</i>	
 Session 3A: Topics in Routing		
<i>Moderators: John Lillis, University of Illinois, Chicago, IL</i>		
<i>Majid Sarrafzadeh, Northwestern University, Evanston, IL</i>		
3A.1	General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs	93
	<i>Hongbing Fan, Jiping Liu, Yu-Liang Wu</i>	
3A.2	A Timing-constrained Algorithm for Simultaneous Global Routing of Multiple Nets	99
	<i>Jiang Hu, Sachin S. Sapatnekar</i>	
3A.3	Provably Good Global Buffering Using an Available Buffer Block Plan	104
	<i>Feodor F. Dragan, Andrew B. Kahng, Ion Mandoiu, Sudhakar Muddu, Alexander Zelikovsky</i>	
3A.4	Predictable Routing.	110
	<i>Ryan Kastner, Elaheh Bozorgzadeh, Majid Sarrafzadeh</i>	
 Session 3B: Partial Verification Techniques		
<i>Moderators: Andreas Kuehlmann, Cadence Berkeley Labs., Berkeley, CA</i>		
<i>Yunshan Zhu, Synopsys, Inc., Mountain View, CA</i>		
3B.1	Counterexample-Guided Choice of Projections in Approximate Symbolic Model Checking	115
	<i>Shankar G. Govindaraju, David L. Dill</i>	
3B.2	Smart Simulation Using Collaborative Formal and Simulation Engines	120
	<i>Pei-Hsin Ho, Thomas Shiple, Kevin Hare, James Kukula, Robert Damiano, Valeria Bertacco, Jerry Taylor, Jiang Long</i>	
3B.3	Simulation Coverage Enhancement Using Test Stimulus Transformation.	127
	<i>C. Norris Ip</i>	
 Session 3C: Scheduling and Compilation for Embedded Systems		
<i>Moderators: Xiaobo (Sharon) Hu, University of Notre Dame, Notre Dame, IN</i>		
<i>Luciano Lavagno, Universita' di Udine, Udine, Italy</i>		

3C.1	Hardware Compilation for High-Performance Embedded Systems †	
	<i>Vinod Kathail</i>	
3C.2	Dynamic Response Time Optimization for SDF Graphs 135	
	<i>Dirk Ziegenbein, Jan Uerpmann, Rolf Ernst</i>	

Session 3D: Inductance and Full-Wave Analysis

Moderators: *Matton Kamon, Microcosm Technologies, Inc., Cambridge, MA*
Mustafa Celik, Monterey Design Systems, Inc., Sunnyvale, CA

3D.1	Full-chip, Three-dimensional, Shapes-based RLC Extraction 142	
	<i>K.L. Shepard, D. Sitaram, Yu Zheng</i>	
3D.2	How to Efficiently Capture On-Chip Inductance Effects: Introducing 150 a New Circuit Element K	
	<i>Anirudh Devgan, Hao Ji, Wayne Dai</i>	
3D.3	Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's . . . 156 Equations Solver for VLSI Interconnect Modeling	
	<i>Charlie C.-P. Chen, Tae-Woo Lee, Narayanan Murugesan, Susan C. Hagness</i>	

Session 4A: Placement I

Moderators: *Patrick Groeneveld, Magma Design Automation, Inc., Cupertino, CA*
Hidetoshi Onodera, Kyoto University, Kyoto, Japan

4A.1	Mongrel: Hybrid Techniques for Standard Cell Placement 165	
	<i>Sung-Woo Hur, John Lillis</i>	
4A.2	Multilevel Optimization for Large-Scale Circuit Placement 171	
	<i>Tony F. Chan, Jason Cong, Tianming Kong, Joseph R. Shinnerl</i>	
4A.3	A Force-Directed Macro-Cell Placer 177	
	<i>Fan Mo, Abdallah Tabbara, Robert K. Brayton</i>	

Session 4B: High-Level Design Tools for Analog Circuits

Moderators: *Henry Chang, Cadence Design Systems, Inc., San Jose, CA*
Rob A. Rutenbar, Carnegie Mellon University, Pittsburgh, PA

4B.1	Verification of Delta-Sigma Converters Using Adaptive Regression 182 Modeling	
	<i>Jeongjin Roh, Suresh Seshadri, Jacob A. Abraham</i>	
4B.2	DAISY: A Simulation-Based High-Level Synthesis Tool for $\Delta\Sigma$ 188 Modulators	
	<i>K. Francken, P. Vancorenland, Georges Gielen</i>	
4B.3	ACTIF: A High-Level Power Estimation Tool for Analog 193 Continuous-Time Filters	
	<i>Erik Lauwers, Georges Gielen</i>	

Session 4C: Delay Budgeting and Distribution

Moderators: *Peter A. Beerel, University of Southern California, Los Angeles, CA*
Rajeev Murgai, Fujitsu Labs, of America, Inc., Sunnyvale, CA

- 4C.1 Potential Slack: An Effective Metric of Combinational Circuit 198
Performance
Chunhong Chen, Xiaojian Yang, Majid Sarrafzadeh
- 4C.2 Delay Budgeting for A Timing-Closure-Driven Design Method. 202
Chien-Chu Kuo, Allen C.-H. Wu
- 4C.3 Stochastic Wire-Length and Delay Distributions of 3-Dimensional 208
Circuits
Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, David B. Janes

Session 4D: Interconnect Analysis

Moderators: *Mustafa Celik, Monterey Design Systems, Inc., Sunnyvale, CA*
Florentin Dartu, Intel Corporation, Hillsboro, OR

- 4D.1 Hierarchical Interconnect Circuit Models 215
Michael Beattie, Satrajit Gupta, Lawrence Pileggi
- 4D.2 Hurwitz Stable Reduced Order Modeling for RLC Interconnect Trees. 222
Xiaodong Yang, Chung-Kuan Cheng, Walter H. Ku, Robert J. Carragher
- 4D.3 An "Effective" Capacitance Based Delay Metric for RC Interconnect 229
Chandramouli V. Kashyap, Charles J. Alpert, Anirudh Devgan

Session 5A: Embedded Tutorial

Moderator: *Georges Gielen, Katholieke University, Leuven, Belgium*

- 5A.1 Incremental CAD 236
Olivier Coudert, Jason Cong, Sharad Malik, Majid Sarrafzadeh

Session 5B: Embedded Tutorial

Moderator: *Andreas Kuehlmann, Cadence Berkeley Labs., Berkeley, CA*

- 5B.1 Decomposing Refinement Proofs using Assume-Guarantee Reasoning 245
Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani

Session 6A: Placement II

Moderators: *Jason Cong, University of California, Los Angeles, CA*
Carl Sechen, University of Washington, Seattle, WA

- 6A.1 Effective Partition-Driven Placement with Simultaneous Level Processing . . . 254
and Global Net Views
Ke Zhong, Shantanu Dutt

6A.2	DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits.	260
	<i>Maogang Wang, Xiaojian Yang, Majid Sarrafzadeh</i>	
6A.3	Data Path Placement with Regularity.	264
	<i>Terry Tao Ye, Giovanni De Micheli</i>	
Session 6B: Analog and RF Simulation		
Moderators: <i>Koen Lampaert, Conexant Systems, Inc., Newport Beach, CA</i>		
<i>Ramesh Harjani, University of Minnesota, Minneapolis, MN</i>		
6B.1	Efficient Finite-Difference Method for Quasi-Periodic Steady-State	272
	and Small Signal Analyses	
	<i>Baolin Yang, Dan Feng</i>	
6B.2	Noise Analysis of Phase-Locked Loops	277
	<i>Amit Mehrotra</i>	
6B.3	Computing Phase Noise Eigenfunctions Directly from Steady-State.	283
	Jacobian Matrices	
	<i>Alper Demir, David Long, Jaijeet Roychowdhury</i>	
Session 6C: Markovian Analysis and Asynchronous Circuits		
Moderators: <i>Steven M. Nowick, Columbia University, New York, NY</i>		
<i>Massoud Pedram, University of Southern California, Los Angeles, CA</i>		
6C.1	Modeling and Analysis of Communication Circuit Performance using	290
	Markov Chains and Efficient Graph Representations	
	<i>Alper Demir, Peter Feldmann</i>	
6C.2	Pipeline Optimization for Asynchronous Circuits: Complexity Analysis.	296
	and an Efficient Optimal Algorithm	
	<i>Sangyun Kim, Peter A. Beerel</i>	
6C.3	Achieving Fast and Exact Hazard-Free Logic Minimization of Extended	303
	Burst-Mode gC Finite State Machines	
	<i>Hans Jacobson, Chris Myers, Ganesh Gopalakrishnan</i>	
Session 6D: Low Power Interconnect Modeling and Optimization		
Moderators: <i>Miodrag Potkonjak, University of California, Los Angeles, CA</i>		
<i>Kazutoshi Wakabayashi, NEC Corporation, Kawasaki, Japan</i>		
6D.1	Bus Optimization for Low-Power Data Path Synthesis Based on Network.	312
	Flow Method	
	<i>Sungpack Hong, Taewhan Kim</i>	
6D.2	Coupling-Driven Signal Encoding Scheme for Low-Power Interface	318
	Design	
	<i>Ki-Wook Kim, Kwang-Hyun Baek, Naresh Shanbhag, C.L. Liu, Sung-Mo Kang</i>	
6D.3	Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep.	322
	Sub-Micron Technologies	
	<i>Paul P. Sotiriadis, Anantha Chandrakasan</i>	

Session 7A: Panel

Moderator: A. Richard Newton, University of California, Berkeley, CA

- 7A.1 Why Doesn't EDA Get Enough Respect? 329
TBD

Session 8A: Static Timing Analysis

*Moderators: Sachin S. Sapatnekar, University of Minnesota, Minneapolis, MN
Timothy M. Burks, Magma Design Automation, Inc., Cupertino, CA*

- 8A.1 Switching Window Computation for Static Timing Analysis in Presence . . . 331
of Crosstalk Noise
Pinhong Chen, Desmond A. Kirkpatrick, Kurt Keutzer
- 8A.2 Slope Propagation in Static Timing Analysis. 338
*David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Chanhee Oh,
Rajendran Panda*
- 8A.3 Transistor-Level Timing Analysis Using Embedded Simulation 344
*Pawan Kulshreshtha, Robert Palermo, Mohammad Mortazavi, Cyrus Bamji,
Hakin Yalcin*

Session 8B: Embedded Systems Power Management and Validation

*Moderators: Felice Balarin, Cadence Berkeley Labs., Berkeley, CA
Frank Vahid, University of California, Riverside, CA*

- 8B.1 Latency Effects of System Level Power Management Algorithms. 350
Dinesh Ramanathan, Sandy Irani, Rajesh Gupta
- 8B.2 Power-Conscious Joint Scheduling of Periodic Task Graphs and. 357
Aperiodic Tasks in Distributed Real-Time Embedded Systems
Jiong Luo, Niraj K. Jha
- 8B.3 Power Optimization of Real-Time Embedded Systems on Variable. 365
Speed Processors
Youngsoo Shin, Kiyoun Choi, Takayasu Sakurai
- 8B.4 A Data Flow Fault Coverage Metric for Validation of Behavioral. 369
HDL Descriptions
Qiushuang Zhang, Ian G. Harris

Session 8C: Advances in Layout and Synthesis

*Moderators: Hamid Savoj, Magma Design Automation, Inc., Cupertino, CA
Makoto Ikeda, University of Tokyo, Tokyo, Japan*

- 8C.1 Simultaneous Gate Sizing and Fanout Optimization 374
Wei Chen, Cheng-Ta Hsieh, Massoud Pedram
- 8C.2 Layout-driven Area-constrained Timing Optimization by Net Buffering . . . 379
Rajeev Murgai

8C.3	Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation	387
	<i>Ching-Hwa Cheng, Shih-Chieh Chang, Shin De Li, Wen-Ben Jone, Jinn-Shyan Wang</i>	
Session 8D: Embedded Tutorial		
	Moderator: Rolf Ernst, Technical University Braunschweig, Braunschweig, Germany	
8D.1	Test of Future System-on-Chips	392
	<i>Yervant Zorian, Sujit Dey, Michael J. Rodgers</i>	
Session 9A: Noise and Performance Issues in Routing		
	Moderators: Tong Gao, Monterey Design Systems, Sunnyvale, CA	
	Margaret Marek-Sadowska, University of California, Santa Barbara, CA	
9A.1	UST/DME: A Clock Tree Router For General Skew Constraints	400
	<i>Chung-Wen Albert Tsao, Cheng-Kok Koh</i>	
9A.2	A Twisted-Bundle Layout Structure for Minimizing Inductive	406
	Coupling Noise	
	<i>Guoan Zhong, Cheng-Kok Koh, Kaushik Roy</i>	
9A.3	Cross-talk Immune VLSI Design using a Network of PLAs Embedded in a . .	412
	Regular Layout Fabric	
	<i>Sunil P. Khatri, Robert K. Brayton, Alberto Sangiovanni-Vincentelli</i>	
Session 9B: Communication Architectures Design and Analysis		
	Moderators: Diederik Verkest, IMEC, Leuven, Belgium	
	Preeti Ranjan Panda, Synopsys, Inc., Mountain View, CA	
9B.1	Latency-Guided On-Chip Bus Network Design.	420
	<i>Milenko Drinic, Darko Kirovski, Seapahn Mequerdichian, Miodrag Potkonjak</i>	
9B.2	Efficient Exploration of the SoC Communication Architecture.	424
	Design Space	
	<i>Kanishka Lahiri, Anand Raghunathan, Sujit Dey</i>	
9B.3	MIST: An Algorithm for Memory Miss Traffic Management	431
	<i>Peter Grun, Nikil Dutt, Alex Nicolau</i>	
Session 9C: Performance Driven Logic Synthesis		
	Moderators: Shih-Chieh Chang, National Chung-Cheng University, Taiwan ROC,	
	Masahiro Fujita, University of Tokyo, Tokyo, Japan	
9C.1	Regularity Driven Logic Synthesis.	439
	<i>Thomas Kutzschebauch, Leon Stok</i>	
9C.2	Timing Driven Gate Duplication: Complexity Issues and Algorithms	447
	<i>Ankur Srivastava, Ryan Kastner, Majid Sarrafzadeh</i>	

9C.3	An Exact Gate Assignment Algorithm for Tree Circuits Under Rise and Fall Delays	451
	<i>Arlindo L. Oliveira, Rajeev Murgai</i>	
Session 9D: New Approaches to At-Speed BIST and Diagnosis		
Moderators: <i>Yervant Zorian, LogicVision, Inc., San Jose, CA</i>		
<i>Sujit Dey, University of California at San Diego, La Jolla, CA</i>		
9D.1	Improving the Proportion of At-Speed Tests in Scan BIST	459
	<i>Y. Huang, I. Pomeranz, S.M. Reddy, J. Rajski</i>	
9D.2	Fast Test Application Technique Without Fast Scan Clocks	464
	<i>Seonki Kim, Bapiraju Vinnakota</i>	
9D.3	Error Catch and Analysis for Semiconductor Memories Using March Tests	468
	<i>Chi-Feng Wu, Chih-Tsun Huang, Chih-Wea Wang, Kuo-Liang Cheng, Cheng-Wen Wu</i>	
9D.4	Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures	472
	<i>Ian G. Harris, Russell Tessier</i>	
Session 10A: Power Analysis and Optimization		
Moderators: <i>Dennis Sylvester, Synopsys, Inc., Mountain View, CA</i>		
<i>Anirudh Devgan, IBM Corporation, Austin, TX</i>		
10A.1	Fast Analysis and Optimization of Power/Ground Networks	477
	<i>Haihua Su, Kaushik H. Gala, Sachin S. Sapatnekar</i>	
10A.2	Simulation and Optimization of the Power Distribution Network in VLSI Circuits	481
	<i>G. Bai, S. Bobba, I.N. Hajj</i>	
10A.3	Frequency Domain Analysis of Switching Noise on Power Supply Network	487
	<i>Shiyong Zhao, Kaushik Roy, Cheng-Kok Koh</i>	
10A.4	Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects	493
	<i>Jing-Jia Liou, Angela Krstic, Yi-Min Jiang, Kwang-Ting Cheng</i>	
Session 10B: VLIW Exploration and Design Synthesis		
Moderators: <i>Santanu Dutta, Phillips, Sunnyvale, CA</i>		
<i>Ali Dasdan, Synopsys, Inc., Mountain View, CA</i>		
10B.1	Power Exploration for Embedded VLIW Architectures	498
	<i>Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria</i>	
10B.2	Exploring Performance Tradeoffs for Clustered VLIW ASIPs	504
	<i>Margarida F. Jacome, Gustavo de Veciana, Victor Lapinskii</i>	
10B.3	Synthesis of Operation-Centric Hardware Descriptions	511
	<i>James C. Hoe, Arvind</i>	

Session 10C: Flexibility in Logic Synthesis

*Moderators: Yuji Kukimoto, Monterey Design Systems, Inc., Sunnyvale, CA
Tiziano Villa, Parades, Roma, Italy*

- 10C.1 Don't Cares and Multi-Valued Logic Network Minimization 520**
Yunjian Jiang, Robert K. Brayton
- 10C.2 Generalized Symmetries in Boolean Functions. 526**
Victor N. Kravets, Karem A. Sakallah
- 10C.3 Wire Reconnections Based on Implication Flow Graph 533**
Shih-Chieh Chang, Zhong-Zhen Wu, He-Zhe Yu

Session 10D: Digital and Analog Test Generation

*Moderators: Bapiraju Vinnakota, Univ, of Minnesota, Minneapolis, MN
Seiji Kajihara, Kyushu Institute of Technology, Iizuka, Japan*

- 10D.1 Deterministic Test Pattern Generation Techniques for Sequential Circuits . . 538**
Ilker Hamzaoglu, Janak H. Patel
- 10D.2 Simulation Based Test Generation for Scan Designs 544**
Irith Pomeranz, Sudhakar M. Reddy
- 10D.3 Test Generation for Acyclic Sequential Circuits with Hold Registers. 550**
*Tomoo Inoue, Debesh Kumar Das, Chiiho Sano, Takahiro Mihara,
Hideo Fujiwara*
- 10D.4 A Parametric Test Method for Analog Components in Integrated 557**
Mixed-Signal Circuits
M. Pronath, V. Gloeckel, H. Graeb
- 10D.5 Partial Simulation-Driven ATPG for Detection and Diagnosis of 562**
Faults in Analog Circuits
Sudip Chakrabarti, Abhijit Chatterjee

Session 11A: Embedded Tutorial

Moderator: Francky Catthoor, IMEC, Leuven, Belgium

- 11A.1 System and Architecture-Level Power Reduction for 569**
Microprocessor-Based Communication and Multi-Media Applications
Lode Nachtergaele, Vivek Tiwari, Nikil Dutt

Session 11B: Embedded Tutorial

Moderator: Lawrence T. Pileggi, Carnegie Mellon University, Pittsburgh, PA

- 11B.1 Design-Manufacturing Interface for 0.13 Micron and Below 575**
Andrzej J. Strojwas

† – Manuscript unavailable for publication

CONFERENCE COMMITTEE



CONFERENCE/FINANCE CHAIR

Ellen M. Sentovich
Cadence Berkeley Labs.
2001 Addison St., 3rd Fl.
Berkeley, CA 94704-1103
(510) 647-2807
ellens@cadence.com



PROGRAM CHAIR

Rolf Ernst
Tech. Univ. of Braunschweig
Inst. Furdalenverarbeitungsanlagen
Hans-Sommer-Str 66
Braunschweig, D38106 Germany
(49) 531-391-3730
r.ernst@tu-bs.de



ASIAN REPRESENTATIVE

Hidetoshi Onodera
Kyoto Univ.
Dept. of CCE
Sakyo-ku
Kyoto 606-8501, Japan
(81) 75-753-5314
onodera@i.kyoto-u.ac.jp



PROGRAM VICE CHAIR

Lawrence T. Pileggi
Carnegie Mellon Univ.
Dept. of ECE
5000 Forbes Ave.
Pittsburgh, PA 15213
(412) 268-6774
pileggi@ece.cmu.edu



SIGDA REPRESENTATIVE

Robert A. Walker
Kent State Univ.
Dept. of Math & CS
233 Math/Science Bldg.
Kent, OH 44242
(330) 672-9105
walker@mc.s.kent.edu



PAST CHAIR

Jacob K. White
Massachusetts Institute of Technology
Dept. of EECS, Bldg. 36-817
77 Massachusetts Ave.
Cambridge, MA 02139
(617) 253-2543
white@rle-vlsi.mit.edu



IEEE CS/DATC

REPRESENTATIVE
Charles W. Rosenthal
Engineering Consultants
3080 SW Fairmount Blvd.
Portland, OR 97201-1439
(503) 245-8398
c.rosenthal@ieee.org



TUTORIAL CHAIR

Andreas Kuehlmann
Cadence Berkeley Labs.
2001 Addison ST., 3rd Fl.
Berkeley, CA 94704-1103
(510) 647-2840
kuehl@cadence.com



IEEE/CAS REPRESENTATIVE

Georges Gielen
Katholieke Univ.
ESAT-MICAS
Kardinaal Mercierlaan 94
Leuven, B-3001 Belgium
(32) 16-32-1047
georges.gielen@esat.kuleuven.ac.be



EUROPEAN REPRESENTATIVE

Francky Catthoor
IMEC
Kapeldreef 75, DESICS Div.
Leuven, B-3001 Belgium
(32) 16-28-1201
catthoor@imec.be



CONFERENCE MANAGER

Kevin Lepine
MP Associates, Inc.
5305 Spine Rd., Ste. A
Boulder, CO 80301
(303) 530-4562
kevin@mpassociates.com

ICCAD-2000 TECHNICAL PROGRAM COMMITTEE

Miron Abramovici
Bell Labs., Lucent Technologies
Murray Hill, NJ
miron@bell-labs.com

Charles J. Alpert
IBM Corp.
Austin, TX
alpert@austin.ibm.com

Peter A. Beerel
Univ. of Southern California
Los Angeles, CA
pabeerel@eiger.usc.edu

Reinaldo Bergamaschi
IBM Corp.
Yorktown Heights, NY
rab@watson.ibm.com

Mustafa Celik
Monterey Design Systems, Inc.
Sunnyvale, CA
celik@mondes.com

Krishnendu Chakrabarty
Duke Univ.
Durham, NC
krish@ee.duke.edu

Henry Chang
Cadence Design Systems, Inc.
San Jose, CA
henry@cadence.com

Shih-Chieh Chang
National Chung-Cheng Univ.
Chiayi, Taiwan, ROC
scchang@cs.ccu.edu.tw

Jason Cong
Univ. of California
Los Angeles, CA
cong@cs.ucla.edu

Florentin Dartu
Intel Corp.
Hillsboro, OR
florentin.dartu@intel.com

Alper Demir
Bell Labs., Lucent Technologies
Murray Hill, NJ
alpdemir@research.bell-labs.com

Anirudh Devgan
IBM Corp.
Austin, TX
devgan@us.ibm.com

Sujit Dey
Univ. of California at San Diego
La Jolla, CA
dey@ece.ucsd.edu

David L. Dill
Stanford Univ.
Stanford, CA
dill@cs.stanford.edu

Petru Eles
Linkoping Univ.
Linkoping, Sweden
petel@ida.liu.se

Amir H. Farrahi
IBM Corp.
Yorktown Heights, NY
ahf@watson.ibm.com

Masahiro Fujita
Univ. of Tokyo
Tokyo, Japan
fujita@fdec.u-tokyo.ac.jp

Tong Gao
Monterey Design Systems, Inc.
Sunnyvale, CA
tongg@mondes.com

Abhijit Ghosh
Synopsis, Inc.
Mountain View, CA
ghosh@synopsys.com or
ghosh@ic.berkeley.edu

Patrick Groeneveld
Magma Design Automation, Inc.
Cupertino, CA
patrick@magma-da.com

Rajesh K. Gupta
Univ. of California
Irvine, CA
gupta@uci.edu

Ramesh Harjani
Univ. of Minnesota
Minneapolis, MN
harjani@ee.umn.edu

Alan J. Hu
Univ. of British Columbia
Vancouver, BC Canada
ajh@cs.ubc.ca

Xiaobo (Sharon) Hu
Univ. of Notre Dame
Notre Dame, IN
shu@cse.nd.edu

Makoto Ikeda
Univ. of Tokyo
Tokyo, Japan
ikeda@silicon.u-tokyo.ac.jp

Andrew B. Kahng
Univ. of California
Los Angeles, CA
abk@cs.ucla.edu

Seiji Kajihara
Kyushu Institute of Technology
Iizuka, Japan
kajihara@cse.kyutech.ac.jp

Matton Kamon
Microcosm Technologies, Inc.
Cambridge, MA
matt@memcad.com

Shinji Kimura
Nara Inst. of Science and Tech.
Ikoma, Japan
kimura@is.aist-nara.ac.jp

Andreas Kuehlmann
Cadence Berkeley Labs.
Berkeley, CA
kuehl@cadence.com

Yuji Kukimoto
Monterey Design Systems, Inc.
Sunnyvale, CA
kukimoto@montereydesign.com

Koen Lampaert
Conexant Systems, Inc.
Newport Beach, CA
koen.lampaert@conexant.com

Christian Landrault
Univ. of Montpellier II
Montpellier, France
landraul@lirmm.fr

ICCAD-2000 TECHNICAL PROGRAM COMMITTEE

Luciano Lavagno
Universita' di Udine
Udine, Italy
lavagno@polito.it

John Lillis
Univ. of Illinois
Chicago, IL
jlillis@eecs.uic.edu

Malgorzata Marek-Sadowska
Univ. of California
Santa Barbara, CA
mms@ece.ucsb.edu

Erik Jan Marinissen
Philips Research Labs.
Eindhoven, The Netherlands
erik.jan.marinissen@philips.com

Rajeev Murgai
Fujitsu Labs. of America, Inc.
Sunnyvale, CA
murgai@fla.fujitsu.com

Hidetoshi Onodera
Kyoto Univ.
Kyoto, Japan
onodera@i.kyoto-u.ac.jp

Sridevan Parameswaran
Univ. of Queensland
Brisbane, Australia
sridevan@csee.uq.edu.au

Massoud Pedram
Univ. of Southern California
Los Angeles, CA
massoud@zugros.usc.edu

Irith Pomeranz
Univ. of Iowa
Iowa City, IA,
irith@eng.uiowa.edu

Miodrag Potkonjak
Univ. of California
Los Angeles, CA
miodrag@cs.ucla.edu

Anand Raghunathan
NEC USA, C&C Research Labs.
Princeton, NJ
anand@ccrl.nj.nec.com

Krithi Ramamritham
Univ. of Massachusetts
Amherst, MA
krithi@cs.umass.edu

Rob A. Rutenbar
Carnegie Mellon Univ.
Pittsburgh, PA
rutenbar@ece.cmu.edu

Kewal K. Saluja
Univ. of Wisconsin
Madison, WI
saluja@engr.wisc.edu

Sachin S. Sapatnekar
Univ. of Minnesota
Minneapolis, MN
sachin@mail.ece.umn.edu

Majid Sarrafzadeh
Northwestern Univ.
Evanston, IL
majid@eecs.nwu.edu

Hamid Savoj
Magma Design Automation, Inc.
Cupertino, CA
hamid@magma-da.com

Patrick R. Schaumont
IMEC
Leuven, Belgium
schaum@imec.be

Donatella Sciuto
Politecnico di Milano
Milano, Italy
sciuto@elet.polimi.it

Carl Sechen
Univ. of Washington
Seattle, WA
sechen@ee.washington.edu

Thomas R. Shiple
Synopsys, Inc.
Mountain View, CA
shiple@synopsys.com

Mandayam Srivas
SRI International
Menlo Park, CA
srivas@csl.sri.com

Dennis Sylvester
Synopsys, Inc.
Mountain View, CA
sylvest@synopsys.com

Lothar Thiele
Swiss Federal Institute of Tech.
Zurich, Switzerland
thiele@tik.ee.ethz.ch

Nur A. Toubas
Univ. of Texas
Austin, TX
toubas@ece.utexas.edu

Frank Vahid
Univ. of California
Riverside, CA
vahid@cs.ucr.edu

Diederik Verkest
IMEC
Leuven, Belgium
diederik.verkest@imec.be

Tiziano Villa
Parades
Roma, Italy
villa@parades.rm.cnr.it

Bapiraju Vinnakota
Univ. of Minnesota
Minneapolis, MN
bapi@ece.umn.edu

Kazutoshi Wakabayashi
NEC Corp.
Kawasaki, Japan
wakaba@ccm.cl.nec.co.jp

Wayne Wolf
Princeton Univ.
Princeton, NJ
wolf@princeton.edu

Yervant Zorian
LogicVision, Inc.
San Jose, CA
yervant@lvision.com

ICCAD-2000 REVIEWERS

Miron Abramovici	Shih-Chieh Chang	Amir H. Farrahi
Emrah Acar	Yao-Wen Chang	William Fornaciari
Alvin Albrecht	Samit Chaudhuri	Masahiro Fujita
Alberto Allara	Chunhong Chen	Kunihiro Fujiyoshi
Charles J. Alpert	Lauren Hui Chen	Dinesh Gaitonde
Prashant Arora	Li Chen	Shaodi Gao
Hermanus Arts	Yaoping Chen	Tong Gao
Ravishankar Arunachalam	Kwang-Ting (Tim) Cheng	Piyush Garg
Florence Azais	Charles Chiang	Werner Geurts
Kengo Azegami	Tan-li Chou	Marwan Gharaybeh
Kiarash Bazargan	Umakanta Choudhury	Abhijit Ghosh
Michael Beattie	Radim Cmar	Wilsin Gosti
Peter A. Beerel	Johan Cockx	Matthias Gries
Luca Benini	Jason Cong	Eric Grimme
Reinaldo Bergamaschi	Miro Cupac	Patrick Groeneveld
Subhrajit Bhattacharya	Robert Damiano	Rajesh K. Gupta
Elaheh Bozorgzadeh	Ali Dasdan	Satrajit Gupta
Carlo Brandolese	Florentin Dartu	Subodh Gupta
Premal Buch	Arlindo De Oliveira	Sumit Gupta
Tim Burks	Alper Demir	Yajun Ha
Jeff Burns	Dirk Desmet	Kevin Harer
Fengxiang Cai	Giri Devarayanadurg	Ramesh Harjani
Andreas Cangelaris	Anirudh Devgan	David J. Hathaway
Luca Carloni	Sujit Dey	Lei He
Francky Catthoor	David L. Dill	Pei-Hsin Ho
Mustafa Celik	Frederic Doucet	Inki Hong
Krishnendu Chakrabarty	Milenko Drinic	Chang-Chao Hsieh
Samarjit Chakraborty	Stephen Edwards	Alan J. Hu
Anshuman Chandra	Ozen Eerevic	Xiaobo (Sharon) Hu
Chih-Wei Chang	Michael Eisenring	Yu Hen Hu
Douglas Chang	Petru Eles	TingTing Huang
Henry Chang	Farzan Fallah	Makoto Ikeda

ICCAD-2000 REVIEWERS

Mohammad Ismail	Steve Lacy	Arindam Mukherjee
Vikram Iyengar	Koen Lampaert	Hiroshi Murata
James Jacob	Christian Landrault	Rajeev Murgai
Joern Janneck	Dirk Laneer	Shigetoshi Nakatake
Ravindra Jejurikar	Rudy Lauwereins	Jagannathan Narasimhan
Andrew B. Kahng	Luciano Lavagno	Amit Narayan
Seiji Kajihara	Chunho Lee	Sani Nassif
Timothy Kam	Archie Li	Dan Nicolaescu
Matton Kamon	Hong Li	Steve Nowick
Chandra Kashyap	Yanbing Li	Altan Odabasioglu
Ryan Kastner	John Lillis	Seda Ogrenci
Sunil P. Khatri	Johnson Limqueco	Tim O'Neil
Hoshik Kim	Tao Lin	Hidetoshi Onodera
Sangyun Kim	Frank Liu	Preeti Panda
Yong Kim	Weidong Liu	Evanthia Papadopoulou
Shinji Kimura	Robert Mains	Sridevan Parameswaran
Darko Kirovski	Rosanna Man	Robert Pasko
Michael Kishinevsky	Leonardo Mangeruca	Priyadarsan Patra
Koji Kiyota	Radu Marculescu	Massoud Pedram
Gernot Koch	Margaret Marek-Sadowska	Joel R. Philips
Tetsushi Koide	Erik Jan Marinissen	Marco Platzner
F. Thomas Korsmeyer	Igor Markov	Larry Pileggi
Alexei A. Koudriavtsev	J. Marques-Silva	Luigi Pomante
Farinaz Koushanfar	Kim Mason	Irith Pomeranz
Byron Krauter	Anmol Mathur	Miodrag Potkonjak
Yukiko Kubo	Seapahn Meguerdichian	Mukul Prasad
Prabhakar Kudva	Renu Mehra	Satya Pallela
Andreas Kuehlmann	Sharad Mehrotra	Gang Qu
Yuji Kukimoto	Bingfeng Mei	Gang Quan
Jim Kukula	Noel Menezes	Anand Raghunathan
Chidamber Kulkarni	José Monteiro	Krithi Ramamritham
David S. Kung	Jack Mowchenko	Rajeev Ranjan

ICCAD-2000 REVIEWERS

Phillip J. Restle	Fabio Somenzi	Harald Vranken
Luc Rijnders	Mandayam Srivas	Jens Vygen
Sumit Roy	Ankur Srivatsava	Kazutoshi Wakabayashi
Rob A. Rutenbar	Karsten Strehl	Kai-Ping Wang
Ali B. Sadigh	Dennis Sylvester	Maogang Wang
Keishi Sakanushi	Hiroshi Takahashi	Qi Wang
Fabio Salice	Atsushi Takahashi	Xinning Wang
Kewal K. Saluja	Toshihiko Takahashi	David Widiger
Sachin S. Sapatnekar	Wataru Takahashi	Brian D. Winters
Majid Sarrafzadeh	Yasuhiro Takashima	Wayne Wolf
Rajesh Satapathy	Takashi Takenaka	Chun Wong
Peter Saviz	Sheldon Tan	Jennifer L. Wong
Hamid Savoij	Shantanu Tarafdar	Chang Wu
Prashant Saxena	Satoshi Tayu	Zhonglin Wu
Patrick R. Schaumont	Lothar Thiele	Tong Xiao
Donatella Sciuto	Jose Tierno	Aiguo Xie
Ken Scott	Horia Toma	Hiroyuki Yamazaki
Carl Sechen	Nur A. Toubia	Jin Yang
Amelia Shen	Emre Tuncer	Xiaojian Yang
Ming-Der Shieh	Frank Vahid	Xiaoming Yee
Thomas R. Shiple	Vida Vakilotojar	Ching-Wei Yeh
Christina Silvano	Lukas Van Ginneken	Nina Yevtushenko
L. Miguel Silveira	Geert Vanmeerbeek	Tak Young
Amit Singh	Giacomino Veltri	Xiaoming Yu
Vigyan Singhal	Diederik Verkest	Yumin Zhang
Vivek Sinha	Frederik Vermeulen	Hui Zheng
Sasa Slijepcevic	Tiziano Villa	Eckart Zitzler
Justin Sobaje	Bapiraju Vinnakota	Yervant Zorian
Mani Soma	Ashok Vittal	

IEEE/CAS William J. McCalla ICCAD Best Paper Award

The "Best Paper Award", selected by the ICCAD Program Committee, was selected through a rigorous and multi-stage review process. The Award is given in memory of William J. McCalla, for his contributions to ICCAD and his CAD technical work throughout his career.

"EXPLORING PERFORMANCE TRADEOFFS FOR CLUSTERED VLIW ASIPs"

Paper: 10B.2

Authors: Margarida Jacome, Gustavo de Veciana, Victor Lapinskii

Affiliation: Univ. of Texas, Austin, TX

ICCAD-2000 Keynote

William J. Dally

Professor, Stanford Univ.
Chief Technical Officer, Chip2Chip, Inc

Lets Get Physical: ASIC/SOC Design in the Era of Wire-Limited Technology

Description: As semiconductor technology scales, wires, not devices, dominate the delay, power, and area of integrated circuits. To realize the potential of wire-limited technology requires design flows and supporting tools that explicitly manage key wires early in the design process. Such a wires-first flow gives the designer early visibility of power and delay issues and the control over wiring needed to resolve these issues. Such an approach offers increased performance and reduced design time compared to wires-last ASIC flows. This talk will present a system designer's perspective on the challenges of emerging semiconductor technology and how design flows and tools should adapt to meet these challenges.

Biography: William Dally received the B.S. degree in Electrical Engineering from Virginia Polytechnic Institute, the M.S. degree in Electrical Engineering from Stanford University, and the Ph.D. degree in Computer Science from Caltech.

Bill is currently a Professor of Electrical Engineering and Computer Science at Stanford University where his group has developed the Imagine processor, which introduced the concepts of stream processing and partitioned register organizations, and low-power high-speed signaling technology. Bill has worked with Cray Research and Intel to incorporate many of these innovations in commercial parallel computers, with Avici Systems to incorporate this technology into Internet routers, and with Chip2Chip, Inc. to commercialize high-speed signaling technology. He has received numerous honors including the ACM Maurice Wilkes award. He currently leads projects on high-speed signaling, computer architecture, and network architecture. He has published over 110 papers in these areas and is an author of the textbook, Digital Systems Engineering.

TUTORIAL I
MODERN PHYSICAL DESIGN:
ALGORITHM TECHNOLOGY AND METHODOLOGY

Speakers:

Andrew B. Kahng - Univ. of California, Los Angeles, CA

Majid Sarrafzadeh - Univ. of California, Los Angeles, CA

Stan Chow - AmmoCore Technology, Inc., San Jose, CA

Background: This tutorial covers "the latest word" in physical chip implementation methodology and PD algorithm technology, going into more "detail" than the previous edition of the tutorial. The target audience consists of system and circuit designers who would benefit from understanding tool capabilities in this arena, CAD engineers (both R&D and support), design project managers, and academic researchers. Familiarity with basic PD methodology is assumed.

Description: The first section reviews PD implications of the process technology and system design roadmaps. A generic chip planning and implementation methodology will help set context. A review of fundamental PD problem formulations and algorithms will concentrate on latest developments in RTL and gate-level partitioning, block and coarse placement, top-level interconnect planning and optimization, and cell-based place-and-route. We motivate needs for incremental optimization techniques, handling incomplete design data, and new tool interactions and concurrent optimizations.

The second section focuses on "upstream interactions", between traditional PD and floorplanning and logic synthesis. Approaches to achieving a convergent, predictable implementation flow will be reviewed. These center on alternate methodologies for prediction/predictability and estimation, e.g., budgeting-based planning, small blocks + wireplanning, layout-driven logic synthesis, constant-delay methodology, etc. Attention will be given to performance and signal integrity optimizations.

The third section focuses on interactions with parasitic estimation, delay calculation, timing/power/SI validations, and static timing/noise analyses and characterizations. We discuss requirements for tight analysis loops, reconciliation of data models, and speed/accuracy of delay and noise estimates.

The fourth section describes new links between traditional PD and polygon-level optimizations (layout enhancements for manufacturability, layout-on-the-fly or liquid layout, etc.). Such linkages are becoming dominant in high-end ASIC methodologies due to manufacturing yield and die cost considerations.

Last, we compare the half-dozen leading variants in convergent RTL-down methodology, and how they respectively make demands on PD. This taxonomy includes recent methodologies that exploit distributed or parallel computational platforms, or that creatively invoke commodity SP&R to achieve greater design productivity.

TUTORIAL 2

INTERCONNECT-CENTRIC DESIGN AND ANALYSIS FOR ELECTRICAL INTEGRITY IN SYSTEMS-ON-A-CHIP

Speakers:

Dennis Sylvester - Synopsys, Inc., Mountain View, CA

Kenneth Shepard - Columbia Univ., New York, NY

Sudhakar Muddu - Silicon Graphics Inc., Mountain View, CA

Background: With rising clock rates and scaling technology, it is becoming increasingly necessary to design and model a very complex on chip electrical environment dominated by wires. In this tutorial, we describe the latest design and analysis approaches to ensuring the electrical integrity of today's systems-on-a-chip, tackling emerging problems such as inductance, substrate coupling, and power-supply integrity. This tutorial is designed for a target audience consisting of VLSI designers, managers, CAD tool developers, R&D engineers, and academic researchers. The goal is to enable attendees to address key interconnect-centric issues including all aspects of signal integrity, inductive effects, and high-performance clock and power distribution.

Description: We begin by describing the design and analysis techniques for signal integrity in deep submicron designs. We introduce the overall design flow and fundamental theories and concepts of RC/RLC interconnect analysis. We discuss the effects of capacitive and inductive coupling on line delay and noise. Design techniques to minimize capacitance and inductance effects are explored. In terms of analysis, we describe interconnect macromodeling in a static noise analysis framework. We also focus on inductance estimation, extraction, and analysis.

The impact of environmental factors including variations in power supply voltage, temperature, and physical factors due to process variations also affect the cycle time and design robustness. Large die sizes and higher operating frequencies, coupled with large on-die variations at reduced device geometries, call for special consideration of this type of "noise".

We then consider power supply integrity analysis for systems-on-a-chip, including IR and Ldi/dt analysis with full consideration of decoupling capacitance, switching activity, and package models. Power distribution methodologies will be discussed. Substrate coupling is also becoming an important new design and analysis concern for mixed-signal designs. Substrate effects will be considered in the context of substrate noise analysis, latch-up and ESD analysis, RF device modeling, and high-frequency interconnect analysis (current returns through the substrate). In addition to analysis, we will also consider design techniques for limiting all of these coupling interactions.

We will survey various clock distribution approaches and the applicability for large SoC designs. We will compare approaches such as H-tree, mesh, grid for a typical design in terms of requirements including local/global skew, jitter, slew rates, power, buffer area, clock wiring resources, and shielding area. We will review the latest approaches for clock distribution networks including usage of de-skew units to reduce the clock skew.

Throughout the tutorial we will consider measurement techniques and structures for calibrating and characterizing the on-chip electrical environment with an emphasis on interconnect and substrate effects. This is important for technology characterization, yield analysis, and modeling validation.

TUTORIAL 3

SYMBOLIC MODEL CHECKING: PRINCIPLES AND ADVANCED TECHNIQUES

Speakers:

Kenneth L. McMillan - Cadence Berkeley Labs., Berkeley, CA
Kavita Ravi - Cadence Design Systems, Inc., New Providence, NJ
Fabio Somenzi - Univ. of Colorado, Boulder, CO

Background: By way of introduction, we will first briefly review the low power/low voltage problems and provide an outline of the rest of the tutorial, which will be in three parts.

Description: The first part is focused on design techniques. Several emerging technologies such as Multiple and Variable threshold CMOS enable low voltage/low power high performance computing while providing a “knob” to dynamically adjust leakage currents. The challenges in design methodologies and tools for these technologies will be discussed. In many applications, there is significant energy advantage in using an embedded power supply scheme where the voltage can be adapted based on computational demand. Rather than designing a system with a static supply to meet a specific timing constraint under worst case conditions, it is more energy efficient to allow the voltage to vary such that the timing constraints are just met at any given operating condition. The key challenges will be discussed including regulator design, circuit styles and scheduling. Trends in low-voltage library design will also be discussed and will cover logic, memory and low-swing interconnect drivers.

In the second part, we will deal with issues of power estimation and modeling. Estimation and modeling are central to any low power design methodology. After an introduction to fundamentals of power estimation, we will discuss power modeling at the gate/cell level. These models allow power analysis to be done at higher than the transistor level. Modeling and estimation at even higher levels (e.g., RTL) are key to doing early design exploration. These will be discussed next, covering both bottom-up and top-down techniques.

Finally, we will cover power/ground bus analysis and design, power optimization, and leakage power estimation and optimization. An overview of the performance, signal integrity, and electromigration reliability issues related to power distribution problems will be given. Common design styles for power distribution, and a unified methodology to design, analyze, and verify large power/ground grids will be presented with case studies. Modeling of package inductance, decoupling capacitors, and circuit parasitics to study their effect on power grid design will be discussed. Techniques to reduce power grid simulation effort, such as vector compression and static determination of worst case power demand scenario will also be considered. Combinational/sequential logic restructuring, encoding and several special design techniques for power reduction will be reviewed. Some recent transistor level and gate level optimization techniques to reduce leakage power in dual-Vt circuits will also be presented.

TUTORIAL 4

GAIN-BASED LOGIC SYNTHESIS

Speakers:

Prabhakar Kudva - IBM T.J. Watson Research Ctr., Yorktown Heights, NY

David Kung - IBM T.J. Watson Research Ctr., Yorktown Heights, NY

Ruchir Puri - IBM T.J. Watson Research Ctr., Yorktown Heights, NY

Leon Stok - IBM T.J. Watson Research Ctr., Yorktown Heights, NY

Background: There exists a large gap between full-custom design and standard ASIC design. Gigahertz micro-processors have been announced while most ASIC parts run at maximum speeds of around 200 Mhz. However, a significant part of this gap can be closed by using the appropriate libraries and synthesis techniques. The same techniques that allow us to synthesize all control logic for gigahertz micro-processors, also helps the time consuming design closure of large complex ASICs. This is especially the case, when decisions early in the process are mistargeted due to the use of misleading wireload models. Delay models parameterized by gain allow predictable pre-placement synthesis without wire-load models and a more rapid evaluation of the effect of changes on the timing, thereby speeding up the combined synthesis and placement process.

Description: Delay models parameterized by gain significantly enhance the design and timing closure problems we are seeing in today's complex standard cell design methodologies. To use these techniques most effectively the libraries, algorithms and methodology need to be adapted. We will address all three of these and tie them together in a coherent methodology that enhances the predictability of the timing closure process.

We will revisit the circuit basics of standard cells and the creation of static delay models with emphasis on the construction of gain-based delay models. Guidelines for designing practical libraries and their implications will be discussed as well as efficient algorithms for timing analysis, and area and load calculation.

Gain-based delay models open the opportunities to the construction of a different class of synthesis algorithms. Technology mapping in particular can benefit from the load-independence property of these models. Recent algorithms from the literature will be discussed. Buffering and fanout tree construction are other examples of algorithms that can be made much more predictable. Wire and gate sizing will be revisited and shown how they can be done in this environment.

Gain-based synthesis opens the opportunity to synthesize predictably without wire-load models. The actual sizing can be postponed until deep in the physical design phases, resulting in a more reliable timing information and better identification of timing critical regions. A methodology will be described that ties these together.

This tutorial is intended for designers to get an insight in circuits and libraries for which very efficient algorithms exist to synthesize them, for CAD-tool developers to understand state-of-the art algorithms for rapid design closure on large designs and for their managers to get an insight in the applicability of gain-based synthesis techniques to their specific design problems.

Author Index

Aas, Einar, J.	44	Damiano, Robert	120
Abraham, Jacob A.	182	Das, Debesh Kumar	550
Alpert, Charles J.	229	De Micheli, Giovanni	264
Arvind.	511	de Veciana, Gustavo	504
Baek, Kwang-Hyun	318	Demir, Alper	283, 290
Bai, G..	481	Devadas, Srinivas.	27
Balasa, Florin	13	Devgan, Anirudh	150, 229
Bamji, Cyrus	344	Dey, Sujit	392, 424
Beattie, Michael.	215	Dill, David L.	115
Beerel, Peter A.	296	Dong, Sheqin	8
Bertacco, Valeria	120	Dragan, Feodor F..	104
Blaauw, David	338	Drinic, Milenko	420
Bobba, S..	481	Dutt, Nikil	431, 569
Bozorgzadeh, Elaheh	110	Dutt, Shantanu	254
Brayton, Robert K.	177, 412, 520	Ernst, Rolf	135
Cai, Yici	8	Fan, Hongbing	93
Cao, Yu.	56	Feldmann, Peter	290
Carragher, Robert J..	222	Feng, Dan	272
Catthoor, Francky	44	Francken, K.	188
Chakrabarti, Sudip.	562	Fujiwara, Hideo	550
Chan, Tony F..	171	Gala, Kaushik H.	477
Chandrakasan, Anantha	322	Genevriere, Reiner	33
Chang, Shih-Chieh.	387, 533	Gielen, G.	188, 193
Chatterjee, Abhijit.	562	Gloeckel, V.	557
Chen, Charlie C.-P.	156	Gopalakrishnan, Ganesh	303
Chen, Chunhong	198	Govindaraju, Shankar G.	115
Chen, Pinhong	62, 68, 331	Graeb, H.	557
Chen, Wei	374	Grun, Peter.	431
Cheng, Ching-Hwa	387	Gu, Jiangchun	8
Cheng, Chung-Kuan	8, 222	Gu, Jun	8
Cheng, Kuo-Liang	468	Gupta, Rajesh	350
Cheng, Kwang-Ting	493	Gupta, Satrajit	215
Choi, Kiyoung	365	Hagness, Susan C.	156
Cong, Jason	2, 171, 236	Haji, I.N..	481
Costa, José C.	27	Hamzaoglu, Ilker	538
Coudert, Olivier.	236	Harer, Kevin	120
Dai, Wayne.	150	Harris, Ian G..	369, 472

Henzinger, Thomas A.	245	Lahiri, Kanishka.	424
Ho, Pei-Hsin	120	Lapinskii, Viktor	504
Hoe, James C.	511	Lauwers, Erik	193
Hong, Sungpack.	312	Lee, Tae-Wo	156
Hong, Xianlong	8	Li, Shin-De	387
Hsieh, Cheng-Ta	374	Li, Suet-Fei	76
Hu, Chenming	56, 62	Lillis, John	165
Hu, Jiang	99	Lim, Sung Kyu	2
Huang, Chih-Tsun.	468	Liou, Jing-Jia	493
Huang, Gang	8	Liu, C.L.	318
Huang, Xuejue.	56	Liu, Jiping.	93
Huang, Y.	459	Long, David	283
Hur, Sung-Woo	165	Long, Jiang.	120
Inoue, Tomoo.	550	Luo, Jiong	357
Ip, C. Norris	127	Malik, Sharad.	236
Irani, Sandy	350	Mandoiu, Ion	104
Jacobson, Hans	303	Mantik, Stefanus	17
Jacome, Margarida F.	504	Maurer, Peter M.	23
Janes, David B.	208	Mehrotra, Amit	277
Jha, Niraj K.	357	Mequerdichian, Seapahn	420
Ji, Hao.	150	Mihara, Takahiro	550
Jiang, Yi-Min	493	Milor, Linda	62
Jiang, Yunjian	520	Mo, Fan	177
Jone, Wen-Ben	387	Monteiro, José C.	27
Kahng, Andrew B.	17, 56, 104	Mortazavi, Mohammad.	344
Kang, Hyeong-Ju.	51	Muddu, Sudhakar	56, 104
Kang, Sung-Mo	318	Murgai, Rajeev	379, 451
Kashyap, Chandramouli, V.	229	Murugesan, Narayanan.	156
Kastner, Ryan.	110, 447	Myers, Chris	303
Keutzer, Kurt	62, 68, 331	Nachtergaele, Lode	569
Khatri, Sunil P.	412	Nicolau, Alex	431
Kim, Hansoo	51	Oh, Chanhee	338
Kim, Ki-Wook	318	Oliveira, Arlindo L.	451
Kim, Sangyun	296	Orshansky, Michael.	62
Kim, Seonki	464	Otten, Ralph H.J.M.	84
Kim, Taewhan	33, 312	Palermo, Robert	344
Kirkpatrick, Desmond A.	68, 331	Panda, Rajendran	338
Kirovski, Darko	40, 420	Park, In-Cheol	51
Kjeldsberg, Per Gunnar	44	Patel, Janak H.	538
Koch, Gernot	33	Pedram, Massoud	374
Koh, Cheng-Kok	208, 400, 406, 487	Pileggi, Lawrence	215
Kong, Tianming.	171	Pomeranz, Irith	459, 544
Koushanfar, Farinaz	40, 76	Potkonjak, Miodrag	40, 76, 420
Kravets, Victor N.	526	Pronath, M.	557
Krstic, Angela.	493	Qadeer, Shaz	245
Ku, Walter H.	222	Rabaey, Jan M.	76
Kukula, James	120	Raghunathan, Anand	424
Kulshreshtha, Pawan.	344	Rajamani, Sriram K.	245
Kuo, Chien-Chu.	202	Rajski, J.	459
Kutzschebauch, Thomas	439	Ramanathan, Dinesh.	350

Reddy, Sudhakar M.	459, 544	Taylor, Jerry	120
Rodgers, Michael J.	392	Tessier, Russell	472
Roh, Jeongjin	182	Tiwari, Vivek	569
Roy, Kaushik	208, 406, 487	Tsao, Chung-Wen Albert	400
Roychowdhury, Jaijeet	283	Tuan, Tim	76
Sakallah, Karem A.	526	Uerpmann, Jan	135
Sakurai, Takayasu	365	Vancorenland, P.	188
Sami, Mariagiovanna.	498	Vinnakota, Bapiraju	464
Sangiovanni-Vincentelli, Alberto.	412	Wang, Chih-Wea	468
Sano, Chiho	550	Wang, Jinn-Shyan	387
Sapatnaker, Sachin S.	99, 477	Wang, Maogang.	260
Sarrafzadeh, Majid	110, 198, 236, 260, 447	Wu, Allen C.-H..	202
Sciuto, Donatella	498	Wu, Cheng-Wen	468
Seshadri, Suresh.	182	Wu, Chi-Feng.	468
Shanbhag, Naresh	318	Wu, Yu-Liang	93
Shepard, K.L.	142	Wu, Zhong-Zhen	533
Shin, Youngsoo	365	Yalcin, Hakan	344
Shinnerl, Joseph R.	171	Yang, Baolin	272
Shiple, Thomas	120	Yang, Xiaodong.	222
Silvano, Cristina.	498	Yang, Xiaojian	198, 260
Sitaram, D.	142	Ye, Terry Tao.	264
Sotiriadis, Paul P.	322	Yu, He-Zhe	533
Srivastava, Ankur	447	Zaccaria, Vittorio	498
Stok, Leon	439	Zelikovsky, Alexander	104
Stravers, Paul	84	Zhang, Qiushuang.	369
Strojwas, Andrzej J.	575	Zhang, Rongtian	208
Stroobandt, Dirk	56	Zhao, Shiyu	487
Su, Haihua	477	Zheng, Yu	142
Sundareswaran, Savithri	338	Zhong, Guoan	406
Sylvester, Dennis	56	Zhong, Ke	254
Tabbara, Abdallah.	177	Ziegenbien, Dirk	135
		Zolotov, Vladimir	338
		Zorian, Yervant	392

CALL FOR PAPERS

THE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - 2001
ICCAD IS ORIENTED TOWARDS ELECTRICAL ENGINEERING CAD PROFESSIONALS,
CONCENTRATING ON CAD FOR ELECTRONIC CIRCUIT DESIGN.

Sponsored by:

IEEE CIRCUITS &
SYSTEMS SOCIETY®THE IEEE COMPUTER
SOCIETYASSOCIATION FOR COMPUTING
MACHINERY/SIGDA

In cooperation with:

DESIGN AUTOMATION
TECHNICAL COMMITTEE

AREAS OF INTEREST

ORIGINAL TECHNICAL PAPERS ON (BUT NOT LIMITED TO) THE
FOLLOWING TOPICS ARE INVITED:

1) PHYSICAL DESIGN AND TEST

- 1.1 Placement and floorplanning techniques. RTL area estimation. Partitioning for layout. Module generation and layout synthesis.
- 1.2 Timing-driven and noise avoidance routing. Automatic special net routing. Layout for manufacturability.
- 1.3 Complete layout systems. Layout migration. Symbolic design & compaction. Physical design planning. DRC, ERC, and layout verification.
- 1.4 Analog, RF, and mixed signal circuit synthesis, optimization and layout. Analog, RF and mixed signal simulation techniques. Mixed technology design simulation (thermal, packaging, micromechanical).
- 1.5 Fault modeling, delay test, analog and mixed signal test. Fault simulation. ATPG. Reliability. Yield and manufacturability analysis.
- 1.6 BIST and DFT. Partial and boundary scan. Memory and core test. System Test. On-line testing.

2) SYNTHESIS AND SYSTEM DESIGN

- 2.1 Combinational logic optimization for area, timing, power. FPGA optimization. Interaction between layout and combinational logic synthesis. Technology mapping.
- 2.2 Sequential synthesis and optimization for area, timing, power. Interaction between layout and sequential synthesis. Asynchronous circuit design.
- 2.3 High-Level Synthesis (scheduling, allocation, binding). Datapath and control synthesis. Synthesis with IP libraries and reuse. Estimation and analysis in high-level synthesis. Memory system synthesis and optimization. HW interface synthesis.
- 2.4 HW/SW co-synthesis. System synthesis. Hardware platform synthesis and optimization (e.g. SOC). ASIP synthesis. Core based design. Embedded software synthesis (code generation). HW and SW estimation and analysis in embedded system design (area, timing, power). HW/SW interface synthesis.
- 2.5 Specification, modeling and validation of embedded systems. Languages. Multi-language design. Real-time software and RTOS. System level reuse techniques (e.g. object oriented design, design migration). Embedded systems engineering (e.g. workflow management, systems integration, design methodologies, design metrics, middle ware). Rapid system prototyping.

AREAS OF INTEREST CONT.

3) VERIFICATION, MODELING AND SIMULATION

- 3.1 Interconnect parameter extraction and circuit model generation. Interconnect level analysis.
- 3.2 Gate, switch and circuit level timing and power analysis.
- 3.3 Formal Verification techniques. Switch, logic and high-level simulation. HW/SW co-simulation. High-level design validation.

Proposals for Panel Sessions and Tutorials are also invited.

AUTHOR INFORMATION AND FORMAT

AGAIN THIS YEAR: ICCAD submissions must be made electronically, in PDF format through the ICCAD website. Reference the ICCAD WEB page for instructions on electronic submissions: <http://www.iccad.com>.

Please submit the following in PDF format:

- 1 page abstract should state clearly and precisely what is new and point out the significant results. The IMPACT, or potential impact, of the contribution will play a major role in the evaluation.
- **1 paper of no more than 8 pages using proceedings format**, double columned, 9pt or 10pt fonts including figures, tables and references. (In the proceedings, four pages are free of charge and each page beyond four pages is charged \$100.00 per page).
- **Papers in the wrong format, exceeding the eight page limit, or identifying the authors or their affiliations will be rejected immediately.**
 - Previously published papers will not be considered: this includes papers appearing in published workshop proceedings. Papers presented only orally, or only available through informal distribution, will be considered.
 - Authors should clearly address the significance of their contribution as part of the paper.

AUTHOR'S SCHEDULE

Deadline for submissions: April 2, 2001
Notification of acceptance: June 29, 2001
Deadline for final version: August 10, 2001

Papers will not be accepted for submission after 5:00 PM Mountain Standard Time, April 2, 2001. This deadline is firm and inflexible. No exceptions will be made.

Please direct all correspondence to:

ICCAD-2001 Publications Department

MP Associates, Inc. Telephone: (303) 530-4562
5305 Spine Rd., Suite A Fax: (303) 530-4334
Boulder, CO 80301 Email: terri@mpassociates.com

ICCAD 2001 Home Page:
<http://www.iccad.com>

BULK RATE
U.S. POSTAGE
PAID
BOULDER, CO
PERMIT #537

5305 Spine Rd., Suite A • Boulder, CO 80301
(303) 530-4562 • FAX (303) 530-4334



I ♦ C ♦ C ♦ A ♦ D ♦ 2001

NOVEMBER 4-8, 2001
DOUBLETREE HOTEL
SAN JOSE, CA



THE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - 2001
ICCAD IS ORIENTED TOWARDS ELECTRICAL ENGINEERING CAD PROFESSIONALS, CONCENTRATING ON CAD FOR

Session Index

- Session 1A: Floorplanning and Partitioning**
- Session 1B: High Level Simulation**
- Session 1C: Methods for DSP Synthesis and Debugging**
- Session 1D: Issues in Timing Estimation**
- Session 2A: Embedded Tutorial - Challenges and Opportunities in Broadband and Wireless Communication Designs**
- Session 2B: Embedded Tutorial - Challenges in Physical Chip Design**
- Session 3A: Topics in Routing**
- Session 3B: Partial Verification Techniques**
- Session 3C: Scheduling and Compilation for Embedded Systems**
- Session 3D: Inductance and Full-Wave Analysis**
- Session 4A: Placement I**
- Session 4B: High-Level Design Tools for Analog Circuits**
- Session 4C: Delay Budgeting and Distribution**
- Session 4D: Interconnect Analysis**
- Session 5A: Embedded Tutorial -- Incremental CAD**
- Session 5B: Embedded Tutorial -- Decomposing Refinement Proofs using Assume - Guarantee Reasoning**
- Session 6A: Placement II**
- Session 6B: Analog and RF Simulation**
- Session 6C: Markovian Analysis and Asynchronous Circuits**
- Session 6D: Low Power Interconnect Modeling and Optimization**
- Session 7A: Panel -- Why Doesn't EDA Get Enough Respect?**
- Session 8A: Static Timing Analysis**
- Session 8B: Embedded Systems Power Management and Validation**
- Session 8C: Advances in Layout and Synthesis**
- Session 8D: Embedded Tutorial -- Test of Future System-on-Chips**
- Session 9A: Noise and Performance Issues in Routing**
- Session 9B: Communication Architectures Design and Analysis**
- Session 9C: Performance Driven Logic Synthesis**
- Session 9D: New Approaches to At-Speed BIST and Diagnosis**
- Session 10A: Power Analysis and Optimization**
- Session 10B: VLIW Exploration and Design Synthesis**
- Session 10C: Flexibility in Logic Synthesis**
- Session 10D: Digital and Analog Test Generation**
- Session 11A: Embedded Tutorial -- System and Architecture-Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications**
- Session 11B: Embedded Tutorial -- Design-Manufacturing Interface for 0.13 Micron and Below**